Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 204 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 204 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 200Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 201Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 202Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 203Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 204Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 205Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 206Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 207Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 208Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 288 page
background image
DDC12AB Interface
Data Sheet
MC68HC908BD48 — Rev. 2.1
204
DDC12AB Interface
Freescale Semiconductor
RXBF — DDC Receive Buffer Full
This flag indicates the status of the data receive register (DDRR).
When the CPU reads the data from the DDRR, the RXBF flag will be
cleared. RXBF is set when DDRR is full by a transfer of data from the
input circuit to the DDRR. Reset clears this bit.
1 = Data receive register full
0 = Data receive register empty
15.6.6 DDC Data Transmit Register (DDTR)
When the DDC module is enabled, DEN = 1, data written into this
register depends on whether module is in master or slave mode.
In slave mode, the data in DDTR will be transferred to the output circuit
when:
•
the module detects a matched calling address (MATCH = 1), with
the calling master requesting data (SRW = 1); or
•
the previous data in the output circuit has be transmitted and the
receiving master returns an acknowledge bit, indicated by a
received acknowledge bit (RXAK = 0).
If the calling master does not return an acknowledge bit (RXAK = 1), the
module will release the SDA line for master to generate a "stop" or
"repeated start" condition. The data in the DDTR will not be transferred
to the output circuit until the next calling from a master. The transmit
buffer empty flag remains cleared (TXBE = 0).
In master mode, the data in DDTR will be transferred to the output circuit
when:
Address:
$001A
Bit 7
654321
Bit 0
Read:
DTD7
DTD6
DTD5
DTD4
DTD3
DTD2
DTD1
DTD0
Write:
Reset:
11111111
Figure 15-6. DDC Data Transmit Register (DDTR)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com