Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 202 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 202 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 198Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 199Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 200Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 201Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 202Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 203Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 204Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 205Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 206Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 288 page
background image
DDC12AB Interface
Data Sheet
MC68HC908BD48 — Rev. 2.1
202
DDC12AB Interface
Freescale Semiconductor
15.6.5 DDC Status Register (DSR)
RXIF — DDC Receive Interrupt Flag
This flag is set after the data receive register (DDRR) is loaded with a
new received data. Once the DDRR is loaded with received data, no
more received data can be loaded to the DDRR register until the CPU
reads the data from the DDRR to clear RXBF flag. RXIF generates an
interrupt request to CPU if the DIEN bit in DCR is also set. This bit is
cleared by writing "0" to it or by reset; or when the DEN = 0.
1 = New data in data receive register (DDRR)
0 = No data received
TXIF — DDC Transmit Interrupt Flag
This flag is set when data in the data transmit register (DDTR) is
downloaded to the output circuit, and that new data can be written to
the DDTR. TXIF generates an interrupt request to CPU if the DIEN bit
in DCR is also set. This bit is cleared by writing "0" to it or when the
DEN = 0.
1 = Data transfer completed
0 = Data transfer in progress
MATCH — DDC Address Match
This flag is set when the received data in the data receive register
(DDRR) is an calling address which matches with the address or its
extended addresses (EXTAD=1) specified in the DADR register.
1 = Received address matches DADR
0 = Received address does not match
Address:
$0019
Bit 7
654321
Bit 0
Read:
RXIF
TXIF
MATCH
SRW
RXAK
SCLIF
TXBE
RXBF
Write:
0
0
0
Reset:
00001010
= Unimplemented
Figure 15-5. DDC Status Register (DSR)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com