Electronic Components Datasheet Search
  English  ▼

X  

4571 Datasheet(PDF) 121 Page - Renesas Technology Corp

Part # 4571
Description  SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4571 Datasheet(HTML) 121 Page - Renesas Technology Corp

Back Button 4571 Datasheet HTML 117Page - Renesas Technology Corp 4571 Datasheet HTML 118Page - Renesas Technology Corp 4571 Datasheet HTML 119Page - Renesas Technology Corp 4571 Datasheet HTML 120Page - Renesas Technology Corp 4571 Datasheet HTML 121Page - Renesas Technology Corp 4571 Datasheet HTML 122Page - Renesas Technology Corp 4571 Datasheet HTML 123Page - Renesas Technology Corp 4571 Datasheet HTML 124Page - Renesas Technology Corp 4571 Datasheet HTML 125Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 126 page
background image
Rev.1.02
May 25, 2007
Page 121 of 124
REJ03B0179-0102
4571 Group
Note 1. If the rising time exceeds the maximum rating value, connect a capacitor between the RESET pin and Vss at the shortest
distance, and input “L” level to RESET pin until the value of supply voltage reaches the minimum operating voltage.
Fig 71. System clock (STCK) operating condition map
Table 27 Recommended operating conditions 2 (Ta = –20
°C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)
Symbol
Parameter
Conditions
Limits
Unit
Min.
Typ.
Max.
f(XIN)
Oscillation frequency
(with a ceramic resonator)
Through mode
VDD = 4.0 V to 5.5 V
6
MHz
VDD = 2.7 V to 5.5 V
4.4
VDD = 2.0 V to 5.5 V
2.2
VDD = 1.8 V to 5.5 V
1.1
Internal frequency divided
by 2
VDD = 2.7 V to 5.5 V
6
VDD = 2.0 V to 5.5 V
4.4
VDD = 1.8 V to 5.5 V
2.2
Internal frequency divided
by 4, 8
VDD = 2.0 V to 5.5 V
6
VDD = 1.8 V to 5.5 V
4.4
f(XIN)
Oscillation frequency
(with an external clock input)
Through mode
VDD = 4.0 V to 5.5 V
4.8
MHz
VDD = 2.7 V to 5.5 V
3.2
VDD = 2.0 V to 5.5 V
1.6
VDD = 1.8 V to 5.5 V
0.8
Internal frequency divided
by 2
VDD = 2.7 V to 5.5 V
4.8
VDD = 2.0 V to 5.5 V
3.2
VDD = 1.8 V to 5.5 V
1.6
Internal frequency divided
by 4, 8
VDD = 2.0 V to 5.5 V
4.8
VDD = 1.8 V to 5.5 V
3.2
f(CNTR)
Timer external input frequency CNTR0, CNTR1
f(STCK)/6
Hz
tw(CNTR)
Timer external input period
(“H” and “L” pulse width)
CNTR0, CNTR1
3/f(STCK)
s
TPON
Power-on reset circuit valid
supply voltage rising time
(Note 1)
VDD = 0
→ 1.8V
100
µs
1.1
2.2
4.4
6
1.8 2
2.7
4
5.5
Recommended
operating conditions
with a ceramic resonator
f(STCK)
[MHz]
VDD
[V]
0.8
1.6
3.2
4.8
1.8 2
2.7
4
5.5
Recommended
operating conditions
at external clock oscillation
f(STCK)
[MHz]
VDD
[V]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com