Electronic Components Datasheet Search
  English  ▼

X  

PM4328 Datasheet(PDF) 61 Page - PMC-Sierra, Inc

Part # PM4328
Description  HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM4328 Datasheet(HTML) 61 Page - PMC-Sierra, Inc

Back Button PM4328 Datasheet HTML 57Page - PMC-Sierra, Inc PM4328 Datasheet HTML 58Page - PMC-Sierra, Inc PM4328 Datasheet HTML 59Page - PMC-Sierra, Inc PM4328 Datasheet HTML 60Page - PMC-Sierra, Inc PM4328 Datasheet HTML 61Page - PMC-Sierra, Inc PM4328 Datasheet HTML 62Page - PMC-Sierra, Inc PM4328 Datasheet HTML 63Page - PMC-Sierra, Inc PM4328 Datasheet HTML 64Page - PMC-Sierra, Inc PM4328 Datasheet HTML 65Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 250 page
background image
STANDARD PRODUCT
PM4328 TECT3
DATASHEET
PMC-2011596
ISSUE 1
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
48
Pin Name
Type
Pin
No.
Function
D[0]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
I/O
C14
B14
A14
D14
C13
B13
A13
D13
Bidirectional Data Bus (D[7:0]). This bus provides
TECT3 register read and write accesses.
A[0]
A[1]
A[2]
A[3]
A[4]
A[5]
A[6]
A[7]
A[8]
A[9]
A[10]
A[11]
A[12]
A[13]
Input
A17
C16
D18
D19
B17
A18
A19
A20
C18
B19
B20
A21
C19
B21
Address Bus (A[13:0]). This bus selects specific
registers during TECT3 register accesses.
Signal A[13] selects between normal mode and test
mode register access. A[13] has an integral pull down
resistor.
RSTB
Input
A22 Active Low Reset (RSTB). This signal provides an
asynchronous TECT3 reset. RSTB is a Schmitt
triggered input with an integral pull up resistor.
ALE
Input
D17 Address Latch Enable (ALE). This signal is active
high and latches the address bus A[13:0] when low.
When ALE is high, the internal address latches are
transparent. It allows the TECT3 to interface to a
multiplexed address/data bus. The ALE input has an
integral pull up resistor.
JTAG Interface
TCK
Input
C3
Test Clock (TCK). This signal provides timing for test
operations that can be carried out using the IEEE
P1149.1 test access port.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com