PM7344 datasheet(202/293 Pages) PMC

202 / 293 page

PM7344 S/UNI-MPH

DATA SHEET

PMC-950449

ISSUE 6

MULTI-PHY USER NETWORK INTERFACE

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

186

Registers 072H, 172H, 272H and 372H: RXCP Interrupt Enable/Status

Bit

Type

Function

Default

Bit 7

R/W

OOCDE

Bit 6

R/W

HCSE

Bit 5

R/W

FIFOE

Bit 4

OOCDI

Bit 3

UHCSI

Bit 2

Reserved

Bit 1

FOVRI

Bit 0

Unused

FOVRI:

The FOVRI bit is set to logic 1 when the receive FIFO has overrun. The

FOVRI bit position is set to logic 0 when this register is read.

Reserved:

This bit provides no useful functional information for S/UNI-MPH applications.

UHCSI:

The UHCSI bit is set to logic 1 when an uncorrectable header check

sequence (HCS) error is detected. The UHCSI bit position is set to logic 0

when this register is read.

OOCDI:

The OOCDI bit is set to logic 1 when an out of cell delineation (OOCD) defect

is detected or removed. The OOCD defect state is contained in the RXCP

Control Register. The OOCDI bit position is set to logic 0 when this register is

read.

FIFOE:

The FIFOE bit enables the generation of an interrupt a receive FIFO overrun,

or a change of cell alignment (COCA) is detected. When a logic 1 is written

to FIFOE, the interrupt generation is enabled.

PM7344 Datasheet(PDF) 202 Page - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 202 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL