Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 198 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 198 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 194Page - PMC-Sierra, Inc PM7344 Datasheet HTML 195Page - PMC-Sierra, Inc PM7344 Datasheet HTML 196Page - PMC-Sierra, Inc PM7344 Datasheet HTML 197Page - PMC-Sierra, Inc PM7344 Datasheet HTML 198Page - PMC-Sierra, Inc PM7344 Datasheet HTML 199Page - PMC-Sierra, Inc PM7344 Datasheet HTML 200Page - PMC-Sierra, Inc PM7344 Datasheet HTML 201Page - PMC-Sierra, Inc PM7344 Datasheet HTML 202Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
182
Registers 070H, 170H, 270H and 370H: RXCP Control
Bit
Type
Function
Default
Bit 7
R/W
HCSPASS
0
Bit 6
R/W
HCSDQDB
0
Bit 5
R/W
HCSADD
0
Bit 4
R/W
HCK
0
Bit 3
R/W
BLOCK
0
Bit 2
R/W
DSCR
0
Bit 1
R
OOCDV
X
Bit 0
R/W
FIFORST
0
FIFORST:
The FIFORST bit is used to reset the receive FIFO. When a logic 1 is written
to FIFORST, the FIFO is immediately emptied, and incoming assigned cells
are ignored. When a logic 0 is written to FIFORST, the receive FIFO
operates normally.
OOCDV:
The OOCDV bit indicates the current out of cell delineation defect state.
When an HCS error is detected in seven consecutive cells, OOCDV is set to
logic 1. When six consecutive cells containing no HCS errors are detected,
OOCDV is set to logic 0.
DSCR:
The DSCR bit controls cell payload descrambling using the self-synchronizing
polynomial x43 + 1. When a logic 1 is written to DSCR, payload descrambling
is enabled. When a logic 0 is written to DSCR, payload descrambling is
disabled.
BLOCK:
The BLOCK bit enables idle/unassigned and user-programmable cell
filtering. When a logic 1 is written to BLOCK, idle/unassigned cells or user-
programmed cells corresponding to the pattern specified in the
Idle/Unassigned Cell Pattern and User-programmable Cell Pattern Registers,
and their associated Cell Mask Registers, are blocked. When a logic 0 is
written to BLOCK, only idle/unassigned cells or user-programmed cells
corresponding to the pattern specified in the Idle/Unassigned Cell Pattern and



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com