Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 200 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 200 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 196Page - PMC-Sierra, Inc PM7344 Datasheet HTML 197Page - PMC-Sierra, Inc PM7344 Datasheet HTML 198Page - PMC-Sierra, Inc PM7344 Datasheet HTML 199Page - PMC-Sierra, Inc PM7344 Datasheet HTML 200Page - PMC-Sierra, Inc PM7344 Datasheet HTML 201Page - PMC-Sierra, Inc PM7344 Datasheet HTML 202Page - PMC-Sierra, Inc PM7344 Datasheet HTML 203Page - PMC-Sierra, Inc PM7344 Datasheet HTML 204Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
184
Registers 071H, 171H, 271H and 371H: RXCP Framing Control
Bit
Type
Function
Default
Bit 7
R/W
REMPTY4
0
Bit 6
R/W
LCDE
0
Bit 5
R
LCDI
X
Bit 4
R
LCD
X
Bit 3
R/W
FIXPAT
0
Bit 2
R/W
DETHYST[1]
0
Bit 1
R/W
DETHYST[0]
0
Bit 0
R/W
Reserved
0
RESERVED:
The Reserved bit can be programmed to either 1 or 0.
DETHYST[1:0]:
The DETHYST[1:0] bits control the cell acceptance threshold after an HCS
error is detected. This feature is enabled when the HCSPASS bit in the
RXCP Control Register is written with a logic 0. Upon detecting an HCS
error, cells continue to be dropped until a number of consecutive cells are
received that contain no HCS errors. The number of consecutive cells is
indicated below:
DETHYST[1:0]
Cell Acceptance Threshold
00
The first cell containing an error-free HCS
01
The second consecutive cell containing no
HCS errors.
10
The fourth consecutive cell containing no
HCS errors.
11
The eighth consecutive cell containing no
HCS errors.
FIXPAT:
The FIXPAT bit enables the insertion of a fixed 55H pattern into the HCS
when the FIFO data path integrity check is enabled by the HCK bit in the
RXCP Control register. When FIXPAT is logic 1, the pattern forced into the



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com