Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 104 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 104 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 100Page - PMC-Sierra, Inc PM7344 Datasheet HTML 101Page - PMC-Sierra, Inc PM7344 Datasheet HTML 102Page - PMC-Sierra, Inc PM7344 Datasheet HTML 103Page - PMC-Sierra, Inc PM7344 Datasheet HTML 104Page - PMC-Sierra, Inc PM7344 Datasheet HTML 105Page - PMC-Sierra, Inc PM7344 Datasheet HTML 106Page - PMC-Sierra, Inc PM7344 Datasheet HTML 107Page - PMC-Sierra, Inc PM7344 Datasheet HTML 108Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
88
Registers 00AH, 10AH, 20AH and 30AH: Diagnostics and FIFO Parity
Control
Bit
Type
Function
Default
Bit 7
R/W
TEVEN
0
Bit 6
R/W
REVEN
0
Bit 5
R/W
PAYLB
0
Bit 4
R/W
LINELB
0
Bit 3
Unused
X
Bit 2
R/W
DIALB
0
Bit 1
R/W
TPERRE
0
Bit 0
R
TPERRI
0
These registers allow software to enable the diagnostic mode of each interface
and the control the fifo parity functions.
TEVEN:
The TEVEN bit selects the type of parity calculated and compared on the
transmit synchronous FIFO interface. When TEVEN is logic 1, even parity is
calculated across the TDAT[7:0] bus and compared to the incoming parity bit
on TXPRTY. If there is a mismatch, the parity error indication, TPERRI, is
forced to logic 1, and an interrupt is generated, if enabled. When TEVEN is
logic 0, odd parity is calculated across TDAT[7:0] and compared to TXPRTY.
Again, a parity error is indicated if there is a mismatch.
REVEN:
The REVEN bit selects the type of parity calculated and output on the receive
synchronous FIFO interface. When REVEN is logic 1, even parity is
calculated across the RDAT[7:0] bus and indicated on the outgoing parity bit,
RXPRTY. When REVEN is logic 0, odd parity is calculated across RDAT[7:0]
and indicated on RXPRTY.
PAYLB:
When the T1 or E1 format is selected, the PAYLB bit selects payload
loopback. When PAYLB is set to logic 1, the received data output from the
FRMR is internally connected to the transmit data input of the TRAN. The
framing bit (T1 format) or timeslots 0 and 16 (E1 format) are reinserted by the
TRAN prior to transmission. When PAYLB is set to logic 0, the payload
loopback mode is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com