Electronic Components Datasheet Search
  English  ▼

X  

LM8323 Datasheet(PDF) 7 Page - Texas Instruments

Part # LM8323
Description  LM8323 Mobile I/O Companion Supporting Keyscan, I/O Expansion, PWM, and ACCESS.bus Host Interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LM8323 Datasheet(HTML) 7 Page - Texas Instruments

Back Button LM8323 Datasheet HTML 3Page - Texas Instruments LM8323 Datasheet HTML 4Page - Texas Instruments LM8323 Datasheet HTML 5Page - Texas Instruments LM8323 Datasheet HTML 6Page - Texas Instruments LM8323 Datasheet HTML 7Page - Texas Instruments LM8323 Datasheet HTML 8Page - Texas Instruments LM8323 Datasheet HTML 9Page - Texas Instruments LM8323 Datasheet HTML 10Page - Texas Instruments LM8323 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
LM8323
www.ti.com
SNLS273A – JULY 2010 – REVISED MARCH 2013
•
Internal PWM Clock — The internal PWM clock is a fixed scaled down clock (÷ 64) of the Processing and
Command Execution Clock. This clock is close to 32 kHz which is in a good range to source the PWM
function block as an alternative to an external clock source.
•
External 32.768 kHz Clock — driven into the SLOWCLK input. May be used internally as the timebase for
the PWM and driven on the SLOWCLKOUT output.
•
External 32.768 kHz Crystal — connected across the XTAL_IN and XTAL_OUT pins (XTAL_IN is an
alternate function of the SLOWCLK pin). May be used internally as the timebase for the PWM and driven on
the SLOWCLKOUT output.
Figure 3. Clock Architecture
INTERNAL EXECUTION CYCLE
The Processing - and Command - execution clock is about 2MHz. This clock is stopped in Halt mode, which only
occurs under control of the LM8323. However, the host can set the period of inactivity which causes the device
to enter Halt mode.
Exit from Halt mode can be triggered by any of these events:
•
Occurrence of a key-press or key-release event.
•
A Start condition driven by the host on the ACCESS.bus interface.
•
Any change to the rotary encoder counter value (if the interface is enabled).
•
Assertion of the RESET input.
After reset, the default timebase for the PWM outputs is the internal execution clock divided by 64.
BUFFERED CLOCK
The timebase for the PWM comes from any of three sources:
•
Prescaled internal Execution clock.
•
External 32.768 kHz clock received on the SLOWCLK input.
•
On-chip oscillator with an external crystal connected across XTAL_IN and XTAL_OUT.
Any of these sources may be buffered and driven on the SLOWCLKOUT output. The clock buffer is enabled with
the WRITE_CLOCK command.
If XTAL_IN is not used it must be terminated to VCC or GND.
Copyright © 2010–2013, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: LM8323



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com