DIX4192 datasheet(20/71 Pages) TI2

20 / 71 page

RX+

RX-

ToReceiver

Inputand Bypass

Multiplexers

24kW

VDD33

24kW

3kW

DGND2

DIX4192

SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016

www.ti.com

Product Folder Links: DIX4192

Submit Documentation Feedback

Feature Description (continued)

Figure 14. Differential Line Receiver Circuit

The outputs of the four line receivers are connected to two 1-of-4 data selectors: the receiver input multiplexer

and the bypass multiplexer. The input multiplexer selects one of the four line receiver outputs as the source for

the AES3-encoded data stream to be processed by the DIR core. The bypass multiplexer is used to route a line

receiver output to either the DIT line driver or CMOS-buffered outputs, thereby bypassing all other internal

circuitry. The bypass function is useful for simple signal distribution and routing applications.

The DIR requires a reference clock, supplied by an external source applied at either the RXCKI (pin 13) or MCLK

(pin 25) clock inputs. PLL1 multiplies the reference clock to a higher rate, which is used as the oversampling

clock for the AES3 decoder. The decoder samples the AES3-encoded input stream in order to extract all of the

audio and status data. The decoded data stream is sent on to a de-multiplexer, where audio and status data are

separated for further processing and buffering. The pulse generator circuitry samples the encoded input data

stream and generates a clock that is 16 times the frame/sampling rate (or fS). The 16 fS clock is then processed

by PLL2, which further multiplies the clock rate and provides low-pass filtering for jitter attenuation. The available

PLL2 output clock rates include 512 fS, 256 fS, and 128 fS. The maximum available PLL2 output clock rate for a

given input sampling rate is estimated by internal logic and made available for readback through status register

0x13.

The output of PLL2 may be divided by a factor of two, four, or eight, or simply passed through to the recovered

master clock output, RXCKO (pin 12). The RXCKO clock may also be routed internally to other function blocks,

where it may be further divided to create left/right word and bit clocks. The RXCKO output may be disabled and

forced to a high-impedance state by means of a control register bit, allowing other tri-state buffered clocks to be

tied to the same external circuit node, if required. By default, the RXCKO output (pin 12) is disabled and forced

to a high-impedance state.

Figure 15 shows the frequency response of PLL2. Jitter attenuation starts at approximately 50 kHz. Peaking is

nominally 1 dB, which is within the 2 dB maximum allowed by the AES3 standard. The receiver jitter tolerance

plot for the DIR is shown in Figure 16, along with the required AES3 jitter tolerance template. The DIR jitter

tolerance satisfies the AES3 requirements, as well as the requirements set forth by the IEC60958-3 specification.

Figure 16 was captured using a full-scale 24-bit, two-channel, AES3-encoded input stream with a 48kHz frame

rate.

The decoded audio data, along with the internally-generated sync clocks, may be routed to other function blocks,

including Port A, Port B, and the DIT. The decoded channel status and user data are buffered in the

corresponding Receiver Access (RA) data buffers, then transferred to the corresponding User Access (UA) data

buffers, where it may be read back through either the SPI or I2C serial host interface. The contents of the RA

buffers may also be transferred to the DIT UA data buffers; this transfer is shown in Figure 11. The channel

status and user data bits may also be output serially through the general-purpose output pins, GPO[4:1].

Figure 17 shows the output format for the GPO pins when used for this purpose, along with the DIR block start

(BLS) and frame synchronization (SYNC) clocks. The rising edges of the DIR SYNC clock output are aligned with

the start of each frame for the received AES3 data.

DIX4192 Datasheet(PDF) 20 Page - Texas Instruments

DIX4192 Datasheet(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL