OPA320SAIDBVT datasheet(28/58 Pages) TI2

28 / 58 page

±IN

+IN

V±

VS±

GND

VOUT

VIN

Run the input traces

as far away from

the supply lines

as possible.

Use a low-ESR,

ceramic bypass

capacitor.

Place components

close to the device

and to each other to

reduce parasitic

errors.

Use a low-ESR,

ceramic bypass

capacitor.

OUT

V+

VS+

GND

OPA320, OPA2320, OPA320S, OPA2320S

SBOS513F – AUGUST 2010 – REVISED DECEMBER 2016

www.ti.com

Product Folder Links: OPA320 OPA2320 OPA320S OPA2320S

Submit Documentation Feedback

9 Power Supply Recommendations

The OPA320 family is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply

from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or

temperature are presented in the Typical Characteristics.

CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the Absolute

Maximum Ratings.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-

impedance power supplies. For more detailed information on bypass capacitor placement, see Layout.

10 Layout

10.1 Layout Guidelines

The OPA320 is a wideband amplifier. To realize the full operational performance of the device, good high-

frequency PCB layout practices are required. The bypass capacitors must be connected between each supply

pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum

inductance.

10.2 Layout Example

Figure 49. Layout Example

OPA320SAIDBVT Datasheet(PDF) 28 Page - Texas Instruments

OPA320SAIDBVT Datasheet(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL