Electronic Components Datasheet Search
  English  ▼

X  

DRV7167 Datasheet(PDF) 5 Page - Texas Instruments

Part # DRV7167
Description  DRV7167A 100-V, 70A Half-Bridge GaN Motor Driver Power Stage
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DRV7167 Datasheet(HTML) 5 Page - Texas Instruments

  DRV7167 Datasheet HTML 1Page - Texas Instruments DRV7167 Datasheet HTML 2Page - Texas Instruments DRV7167 Datasheet HTML 3Page - Texas Instruments DRV7167 Datasheet HTML 4Page - Texas Instruments DRV7167 Datasheet HTML 5Page - Texas Instruments DRV7167 Datasheet HTML 6Page - Texas Instruments DRV7167 Datasheet HTML 7Page - Texas Instruments DRV7167 Datasheet HTML 8Page - Texas Instruments DRV7167 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
Pin Functions
PIN
I/O(1)
DESCRIPTION
NAME
NO.
DHL/ZVDL
1
IO
In PWM mode, sets the dead time for high-to-low transition by connecting a resistor to AGND.
In IIM mode, zero-voltage detection output signal to indicate if low-side FET achieves zero-voltage
switching in current switching cycle. Note: Do not Tie ZVDL to GVDD.
DLH/ZVDH
2
IO
In PWM mode, sets the dead time for low-to-high transition by connecting a resistor to AGND.
In IIM mode, zero-voltage detection output signal to indicate if high-side FET achieves zero-voltage
switching in current switching cycle.
RDLR
3
I
Sets the slew-rate control for LS FET turn-on through resistor to AGND.
RDLF
4
I
Sets the slew-rate control for LS FET turn-off through resistor to AGND.
Float this pin to enable PWM mode.
OUT
5
P
Switching node. Internally connected to HS pin.
PGND
6, 17, 18
G
Power ground. Low-side GaN FET source. Internally connected to low-side GaN FET source.
VM
7
P
Input voltage pin. Internally connected to high-side GaN FET drain.
RDHF
8
I
Sets the slew-rate control for HS FET turn-off through resistor to HS.
RDHR
9
I
Sets the slew-rate control for HS FET turn-on through resistor to HS. Note: Do not float RDHR pin.
BOOT
10
P
High-side gate driver bootstrap rail. Connect bypass capacitor to HS.
HS
11
P
High-side GaN FET source connection.
ENIN/HI
12
I
In PWM mode, enables gate-drive for both high-side and low-side FETs.
In IIM mode, high-side gate driver control input.
PWM/LI
13
I
In PWM mode, PWM input.
In IIM mode, low-side gate driver control input.
GVDD
14
P
5V device power supply.
AGND
15
G
Analog ground. Internally connected to low-side GaN FET source.
EN/FLT
16
IO
Chip enable and Fault output pin. Connect to microcontoller output or to GVDD through 4.7 kΩ
resistor.
(1)
I = Input, O = Output, IO = Input/Output, G = Ground, P = Power
www.ti.com
DRV7167
SLVSJF0 – OCTOBER 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: DRV7167



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com