| Electronic Components Datasheet Search |
|
PCM1753 Datasheet(PDF) 5 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1753 Datasheet(HTML) 5 Page - Texas Instruments |
|
5 / 41 page ![]() 5 PCM1753, PCM1754, PCM1755 www.ti.com SLES092E – APRIL 2003 – REVISED JULY 2019 Product Folder Links: PCM1753 PCM1754 PCM1755 Submit Documentation Feedback Copyright © 2003–2019, Texas Instruments Incorporated (1) Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode. (2) Conditions in 192-kHz operation are system clock = 128 fS and oversampling rate = 64 fS of register 18. 7.5 Electrical Characteristics all specifications at TA = 25°C, VCC = 5 V, fS = 44.1 kHz, system clock = 384 fS, and 24-bit data (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Resolution 24 Bits DATA FORMAT fS Sampling frequency 5 200 kHz System clock frequency 128 fS 192 fS 256 fS 384 fS 512 fS 768 fS 1152 fS kHz DIGITAL INPUT/OUTPUT Logic family TTL compatible VIH Input logic level, high 2 VDC VIL Input logic level, low 0.8 VDC IIH Input logic current, high (SCK, BCK, DATA, and LRCK pins) VIN = VCC 10 µA IIL Input logic current, low (SCK, BCK, DATA, and LRCK pins) VIN = 0 V -10 µA IIH Input logic current, high (TEST, DEMP, MUTE, and FMT pins) VIN = VCC 65 100 µA IIL Input logic current, low (TEST, DEMP, MUTE, and FMT pins) VIN = 0 V -10 µA VOH Output logic level, high (ZEROA pin) IOH = –1 mA 2.4 VDC VOL Output logic level, low (ZEROA pin) IOL = 1 mA 0.4 VDC DYNAMIC PERFORMANCE(1)(2) THD+N at VOUT = 0 dB fS = 44.1 kHz 0% 0.01% fS = 96 kHz 0% fS = 192 kHz 0% THD+N at VOUT = -60 dB fS = 44.1 kHz 0.65% fS = 96 kHz 0.80% fS = 192 kHz 0.95% Dynamic range EIAJ, A-weighted, fS = 44.1 kHz 100 106 dB A-weighted, fS = 96 kHz 104 A-weighted, fS = 192 kHz 102 Signal-to-noise ratio EIAJ, A-weighted, fS = 44.1 kHz 100 106 dB A-weighted, fS = 96 kHz 104 A-weighted, fS = 192 kHz 102 Channel separation fS = 44.1 kHz 97 103 dB fS = 96 kHz 101 fS = 192 kHz 100 Level linearity error VOUT = -90 dB ±0.5 dB DC ACCURACY Gain error ±1 ±6 % of FSR Gain mismatch, channel-to-channel ±1 ±3 % of FSR Bipolar zero error VOUT = 0.5 VCC at BPZ ±30 ±60 mV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |