| Electronic Components Datasheet Search |
|
PCM1840 Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1840 Datasheet(HTML) 9 Page - Texas Instruments |
|
9 / 41 page ![]() Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE enabled Channel-2 : DRE enabled Channel-3 : DRE enabled Channel-4 : DRE enabled Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE disabled Channel-2 : DRE disabled Channel-3 : DRE disabled Channel-4 : DRE disabled Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE enabled Channel-2 : DRE enabled Channel-3 : DRE enabled Channel-4 : DRE enabled Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE disabled Channel-2 : DRE disabled Channel-3 : DRE disabled Channel-4 : DRE disabled Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE enabled Channel-2 : DRE enabled Channel-3 : DRE enabled Channel-4 : DRE enabled Frequency (Hz) 20 50 100 500 1000 5000 10000 20000 -200 -180 -160 -140 -120 -100 -80 -60 -40 -20 0 ADC6 Channel-1 : DRE disabled Channel-2 : DRE disabled Channel-3 : DRE disabled Channel-4 : DRE disabled 9 PCM1840 www.ti.com SBAS989 – APRIL 2019 Product Folder Links: PCM1840 Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated Typical Characteristics (continued) at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS, TDM slave mode, PLL on, DRE_LVL = –36 dB, channel gain = 0 dB, and linear phase decimation filter (unless otherwise noted); all performance measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter Figure 8. FFT With Idle Input With DRE Enabled Figure 9. FFT With Idle Input With DRE Disabled Figure 10. FFT With a –60-dBr Input With DRE Enabled Figure 11. FFT With a –60-dBr Input With DRE Disabled Figure 12. FFT With a –1-dBr Input With DRE Enabled Figure 13. FFT With a –1-dBr Input With DRE Disabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |