Electronic Components Datasheet Search
  English  ▼

X  

LT3045 Datasheet(PDF) 22 Page - Analog Devices

Part # LT3045
Description  18V, 1A Step-Down Silent Switcher 3 with Ultra-Low Noise Reference
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LT3045 Datasheet(HTML) 22 Page - Analog Devices

Back Button LT3045 Datasheet HTML 18Page - Analog Devices LT3045 Datasheet HTML 19Page - Analog Devices LT3045 Datasheet HTML 20Page - Analog Devices LT3045 Datasheet HTML 21Page - Analog Devices LT3045 Datasheet HTML 22Page - Analog Devices LT3045 Datasheet HTML 23Page - Analog Devices LT3045 Datasheet HTML 24Page - Analog Devices LT3045 Datasheet HTML 25Page - Analog Devices LT3045 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 45 page
background image
Data Sheet
LT83201
analog.com
Rev. A 22 of 45
Figure 51. LT83201 Suggested Layout
The main inductor and output capacitors should be placed on the same side of the circuit board as the IC, and their
connections should be made on that layer. The impedance of the output bulk capacitor’s return path to IC ground
should also be minimized through the generous use of ground vias. Care with ground layout prevents switching
currents from the input capacitors coupling to the output through the ground, which can introduce unintentional
perturbations onto the OUTS pin. A small capacitor may also be placed locally to decouple the OUTS pin if needed.
An additional LC filter, if used, can be placed on the other side of the circuit board for optimal EMI performance,
though this is not required. Place a local unbroken ground plane under the application circuit on the layer closest to
the surface layer. The SW and BST nodes should be as small as possible. Finally, keep the OUTS, PGFB, and RT nodes
small so that the ground traces shield them from the SW and BST nodes. The OUTS, PGFB, and RT traces should not
pass underneath the main inductor and should also be kept away from the inductor vias.
The exposed pad on the bottom of the package should be soldered to the PCB to reduce thermal resistance to
ambient. To keep thermal resistance low, extend the ground plane from the GND as much as possible and add
thermal vias to additional ground planes within the circuit board and on the bottom side.
The current reference architecture of the LT83201 allows remote sense of the negative terminals of the load in
addition to the positive terminal. Note the via on the ground side of the RSET and CSET going to the ground side of the
COUT, which can be configured for remote sense of the negative terminal of a load placed further away. For more
information on implementing remote sense for the LT83201, see the Output Sensing and Stability section.
VOUT VIA
GND VIA
RSET
CSET
CIN1
CIN2
COUT1
CIN3
RPGFB(TOP)
RC
RPGFB(BOT)
CBST
CVCC
CF
CC
L
COUT2
VIN VIA
OTHER SIGNALS VIA
RT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com