Electronic Components Datasheet Search
  English  ▼

X  

TDA2SA Datasheet(PDF) 358 Page - Texas Instruments

Part # TDA2SA
Description  TDA2x ADAS Applications Processor 23mm Package (ABC Package) Silicon Revision 2.0
PDF  427 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TDA2SA Datasheet(HTML) 358 Page - Texas Instruments

Back Button TDA2SA Datasheet HTML 354Page - Texas Instruments TDA2SA Datasheet HTML 355Page - Texas Instruments TDA2SA Datasheet HTML 356Page - Texas Instruments TDA2SA Datasheet HTML 357Page - Texas Instruments TDA2SA Datasheet HTML 358Page - Texas Instruments TDA2SA Datasheet HTML 359Page - Texas Instruments TDA2SA Datasheet HTML 360Page - Texas Instruments TDA2SA Datasheet HTML 361Page - Texas Instruments TDA2SA Datasheet HTML 362Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 358 / 427 page
background image
A
B
C
D
E
F
qspi1_sclk
qspi1_rtclk
R2
R2
R1
QSPI device
clock input
QSPI device
IOx, CS#
qspi1_d[x], qspi1_cs[y]
0
*
Ω
10 Ω
10 Ω
Locate both R2 resistors
close together near the QSPI device
SPRS906_PCB_QSPI_01
358
TDA2SX, TDA2SG, TDA2SA
TDA2HG, TDA2HV, TDA2HF, TDA2LF
SPRS951F – DECEMBER 2015 – REVISED MAY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: TDA2SX TDA2SG TDA2SA TDA2HG TDA2HV TDA2HF TDA2LF
Applications, Implementation, and Layout
Copyright © 2015–2019, Texas Instruments Incorporated
•
Propagation delays and matching:
–
A to C = C to D = E to F.
–
Matching skew: < 60pS
–
A to B < 450pS
–
B to C = as small as possible (<60pS)
Figure 8-29. QSPI Interface High Level Schematic
(1) 0 Ω resistor (R1), located as close as possible to the qspi1_sclk pin, is placeholder for fine-tuning if needed.
8.5
Differential Interfaces
8.5.1
General Routing Guidelines
To maximize signal integrity, proper routing techniques for differential signals are important for high-speed
designs. The following general routing guidelines describe the routing guidelines for differential lanes and
differential signals.
•
As much as possible, no other high-frequency signals must be routed in close proximity to the
differential pair.
•
Must be routed as differential traces on the same layer. The trace width and spacing must be chosen
to yield the differential impedance value recommended.
•
Minimize external components on differential lanes (like external ESD, probe points).
•
Through-hole pins are not recommended.
•
Differential lanes mustn’t cross image planes (ground planes).
•
No sharp bend on differential lanes.
•
Number of vias on the differential pairs must be minimized, and identical on each line of the differential
pair. In case of multiple differential lanes in the same interface, all lines should have the same number
of vias.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com