ADV7182 datasheet(24/96 Pages) AD

24 / 96 page

ADV7182

Data Sheet

SD_SAT_Cr[7:0], SD Saturation Cr Channel,

Address 0xE4[7:0]

This register allows the user to control the gain of the Cr channel

only, which in turn adjusts the saturation of the picture.

Table 26. SD_SAT_Cr Function

SD_SAT_Cr[7:0]

Description

0x80 (default)

Gain on Cr channel = 0 dB

0x00

Gain on Cr channel = −42 dB

0xFF

Gain on Cr channel = +6 dB

SD_OFF_Cb[7:0], SD Offset Cb Channel, Address 0xE1[7:0]

This register allows the user to select an offset for the Cb channel

only and to adjust the hue of the picture. There is a functional

overlap with the HUE[7:0] register (Address 0x0B).

Table 27. SD_OFF_Cb Function

SD_OFF_Cb[7:0]

Description

0x80 (default)

0 mV offset applied to the Cb channel

0x00

−312 mV offset applied to the Cb channel

0xFF

+312 mV offset applied to the Cb channel

SD_OFF_Cr[7:0], SD Offset Cr Channel, Address 0xE2[7:0]

This register allows the user to select an offset for the Cr channel

only and to adjust the hue of the picture. There is a functional

overlap with the HUE[7:0] register.

Table 28. SD_OFF_Cr Function

SD_OFF_Cr[7:0]

Description

0x80 (default)

0 mV offset applied to the Cr channel

0x00

−312 mV offset applied to the Cr channel

0xFF

+312 mV offset applied to the Cr channel

BRI[7:0], Brightness Adjust, Address 0x0A[7:0]

This register controls the brightness of the video signal. It allows

the user to adjust the brightness of the picture.

Table 29. BRI Function

BRI[7:0]

Description

0x00 (default)

Offset of the luma channel = 0 IRE

0x7F

Offset of the luma channel = +30 IRE

0x80

Offset of the luma channel = −30 IRE

HUE[7:0], Hue Adjust, Address 0x0B[7:0]

This register contains the value for the color hue adjustment. It

allows the user to adjust the hue of the picture.

HUE[7:0] has a range of ±90°, with 0x00 equivalent to an

adjustment of 0°. The resolution of HUE[7:0] is 1 bit = 0.7°.

The hue adjustment value is fed into the AM color demodulation

block. Therefore, it applies only to video signals that contain

chroma information in the form of an AM-modulated carrier

(CVBS or Y/C in PAL or NTSC). It does not affect SECAM

and does not work on component video inputs (YPrPb).

Table 30. HUE Function

HUE[7:0]

Description (Adjust Hue of the Picture)

0x00 (default)

Phase of the chroma signal = 0°

0x7F

Phase of the chroma signal = −90°

0x80

Phase of the chroma signal = +90°

DEF_Y[5:0], Default Value Y, Address 0x0C[7:2]

When the ADV7182 loses lock on the incoming video signal or

when there is no input signal, the DEF_Y[5:0] register allows

the user to specify a default luma value to be output. This value

is used under the following conditions:

•

If the DEF_VAL_AUTO_EN bit is 1 and the ADV7182 has

lost lock to the input video signal, this is the intended

mode of operation (automatic mode).

•

If the DEF_VAL_EN bit is 1, regardless of the lock status of

the video decoder, this is a forced mode that may be useful

during configuration.

The DEF_Y[5:0] values define the six MSBs of the output video.

The remaining LSBs are padded with 0s. For example, in 8-bit

mode, the output is Y[7:0] = {DEF_Y[5:0], 0, 0}.

For DEF_Y[5:0], 0x0D (blue) is the default value for Y.

DEF_C[7:0], Default Value C, Address 0x0D[7:0]

The DEF_C[7:0] register complements the DEF_Y[5:0] value. It

defines the four MSBs of Cr and Cb values to be output if:

•

The DEF_VAL_AUTO_EN bit is set to high and the

ADV7182 cannot lock to the input video (automatic mode).

•

The DEF_VAL_EN bit is set to high (forced output).

The data that is finally output from the ADV7182 for the chroma

side is Cr[4:0] = {DEF_C[7:4]} and Cb[4:0] = {DEF_C[3:0]}.

For DEF_C[7:0], 0x7C (blue) is the default value for Cr and Cb.

| Page 24 of 96

Rev. C

ADV7182 Datasheet(PDF) 24 Page - Analog Devices

ADV7182 Datasheet(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL