Electronic Components Datasheet Search
  English  ▼

X  

DAC39RF10 Datasheet(PDF) 115 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RFx10-SP DAC39RFx10-SEP 10.4 or 20.8GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204C Interface
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RF10 Datasheet(HTML) 115 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 111Page - Texas Instruments DAC39RF10 Datasheet HTML 112Page - Texas Instruments DAC39RF10 Datasheet HTML 113Page - Texas Instruments DAC39RF10 Datasheet HTML 114Page - Texas Instruments DAC39RF10 Datasheet HTML 115Page - Texas Instruments DAC39RF10 Datasheet HTML 116Page - Texas Instruments DAC39RF10 Datasheet HTML 117Page - Texas Instruments DAC39RF10 Datasheet HTML 118Page - Texas Instruments DAC39RF10 Datasheet HTML 119Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 232 page
background image
DAC
TRANSPORT
LAYER
SCRAMBLER
(Required)
SERDES
TX PHY
64b/66b
LINK LAYER
APPLICATION
LAYER
TRANSPORT
LAYER
DESCRAMBLER
(Required)
SERDES
RX PHY
64b/66b
LINK LAYER
Logic Device
JESD204C Block
DAC Device
JESD204C Block
ANALOG
CHANNEL
Figure 7-51. Simplified JESD204C Interface Diagram with 64b/66b Encoding
Not all optional features of JESD204C are supported by the device. The list of features that are supported and
the features that are not supported is provided in Table 7-15
Table 7-15. Declaration of Supported JESD204C Features
LETTER IDENTIFIER
FEATURE
SUPPORTED BY DEVICE?
a
8b/10b link layer
Yes
b
64b/66b link layer
Yes
c
64b/80b link layer
No
d
The command channel when using 64b/66b
or 64b/80b link layer
No
e
Forward error correction (FEC) when using
the 64b/66b or 64b/80b link layer
No
f
CRC3 when using the 64b/66b or 64b/80b
link layer
No
g
A physical SYNC pin when using the 8b/10b
link layer
Yes
h
Subclass 0
Yes
i
Subclass 1
Yes
j
Subclass 2
No
k
Lane alignment within a single link
Yes
l
Subclass 1 with support for lane alignment on
a multipoint link by means of the MULTIREF
signal
No
m
SYNC interface timing compatible with
JESD204A
Yes
n
SYNC interface timing compatible with
JESD204B
Yes
The various signals used in the JESD204C interface and the associated device pin names are summarized
briefly in Table 7-16 for reference.
Table 7-16. Summary of JESD204C Signals
SIGNAL NAME
DEVICE PIN NAMES
DESCRIPTION
Data
[15:0]SRX±
High-speed serialized data after
8b/10b or 64b/66b encoding that is
received by the SerDes receivers.
www.ti.com
DAC39RF10-SP, DAC39RF10-SEP
DAC39RFS10-SP, DAC39RFS10-SEP
SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026
Copyright © 2026 Texas Instruments Incorporated
Submit Document Feedback
115
Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com