| Electronic Components Datasheet Search |
|
C8051F310 Datasheet(PDF) 185 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
C8051F310 Datasheet(HTML) 185 Page - Silicon Laboratories |
|
185 / 228 page ![]() Rev. 1.7 185 C8051F310/1/2/3/4/5/6/7 Table 16.1. SPI Slave Timing Parameters Parameter Description Min Max Units Master Mode Timing* (See Figure 16.8 and Figure 16.9) TMCKH SCK High Time 1 x TSYSCLK —ns TMCKL SCK Low Time 1 x TSYSCLK —ns TMIS MISO Valid to SCK Shift Edge 1 x TSYSCLK + 20 — ns TMIH SCK Shift Edge to MISO Change 0— ns Slave Mode Timing* (See Figure 16.10 and Figure 16.11) TSE NSS Falling to First SCK Edge 2 x TSYSCLK —ns TSD Last SCK Edge to NSS Rising 2 x TSYSCLK —ns TSEZ NSS Falling to MISO Valid —4 x TSYSCLK ns TSDZ NSS Rising to MISO High-Z —4 x TSYSCLK ns TCKH SCK High Time 5 x TSYSCLK —ns TCKL SCK Low Time 5 x TSYSCLK —ns TSIS MOSI Valid to SCK Sample Edge 2 x TSYSCLK —ns TSIH SCK Sample Edge to MOSI Change 2 x TSYSCLK —ns TSOH SCK Shift Edge to MISO Change —4 x TSYSCLK ns TSLH Last SCK Edge to MISO Change (CKPHA = 1 ONLY) 6 x TSYSCLK 8 x TSYSCLK ns *Note: TSYSCLK is equal to one period of the device system clock (SYSCLK). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |