Electronic Components Datasheet Search
  English  ▼

X  

AT89C51IC2-SLSCM Datasheet(PDF) 106 Page - ATMEL Corporation

Part # AT89C51IC2-SLSCM
Description  8-bit Flash Microcontroller with 2-wire Interface
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51IC2-SLSCM Datasheet(HTML) 106 Page - ATMEL Corporation

Back Button AT89C51IC2-SLSCM Datasheet HTML 102Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 103Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 104Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 105Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 106Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 107Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 108Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 109Page - ATMEL Corporation AT89C51IC2-SLSCM Datasheet HTML 110Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 146 page
background image
106
AT89C51IC2
4301A–8051–01/04
Reduced EMI Mode
The ALE signal is used to demultiplex address and data buses on port 0 when used with
external program or data memory. Nevertheless, during internal code execution, ALE
signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting
AO bit.
The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no
longer output but remains active during MOVX and MOVC instructions and external
fetches. During ALE disabling, ALE pin is weakly pulled high.
Table 83. AUXR Register
AUXR - Auxiliary Register (8Eh)
7654321
0
-
-
M0
-
XRS1
XRS0
EXTRAM
AO
Bit
Number
Bit
Mnemonic
Description
7-
Reserved
The value read from this bit is indeterminate. Do not set this bit
6-
Reserved
The value read from this bit is indeterminate. Do not set this bit
5M0
Pulse length
Cleared to stretch MOVX control: the RD/ and the WR/ pulse length is 6 clock
periods (default).
Set to stretch MOVX control: the RD/ and the WR/ pulse length is 30 clock
periods.
4-
Reserved
The value read from this bit is indeterminate. Do not set this bit
3XRS1
XRAM Size
XRS1XRS0XRAM size
0
0256 bytes (default)
0
1512 bytes
1
0768 bytes
1
11024 bytes
2XRS0
1
EXTRAM
EXTRAM bit
Cleared to access internal XRAM using movx @ Ri/ @ DPTR.
Set to access external memory.
Programmed by hardware after Power-up regarding Hardware Security Byte
(HSB), default setting, XRAM selected.
0AO
ALE Output bit
Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if
X2 mode is used).(default) Set, ALE is active only during a MOVX or MOVC
instructione is used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com