Electronic Components Datasheet Search
  English  ▼

X  

32C8B Datasheet(PDF) 60 Page - Renesas Technology Corp

Part # 32C8B
Description  RENESAS MCU
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32C8B Datasheet(HTML) 60 Page - Renesas Technology Corp

Back Button 32C8B Datasheet HTML 56Page - Renesas Technology Corp 32C8B Datasheet HTML 57Page - Renesas Technology Corp 32C8B Datasheet HTML 58Page - Renesas Technology Corp 32C8B Datasheet HTML 59Page - Renesas Technology Corp 32C8B Datasheet HTML 60Page - Renesas Technology Corp 32C8B Datasheet HTML 61Page - Renesas Technology Corp 32C8B Datasheet HTML 62Page - Renesas Technology Corp 32C8B Datasheet HTML 63Page - Renesas Technology Corp 32C8B Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 69 page
background image
M32C/8B Group
5. Electrical Characteristics
REJ03B0242-0050 Rev.0.50 Oct 31, 2008
Page 60 of 67
Under development Preliminary specification
Specifications in this manual are tentative and subject to change.
Timing Requirements
(VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85
°C unless otherwise specified)
Table 5.47
Memory Expansion Mode and Microprocessor Mode
NOTE:
1. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following
equations. Insert wait states or lower the operation frequency, f(BCLK), if the calculated value is negative.
109 × m
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, m = (b × 2) + 1)
tac1(RD-DB) =
109 × n
f(BCLK)
- 35 [ns] (if external bus cycle is a
φ + bφ, n = a + b)
tac1(AD-DB) =
109 × m
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, m = (b × 2) - 1)
tac2(RD-DB) =
109 × p
f(BCLK) × 2
- 35 [ns] (if external bus cycle is a
φ + bφ, p = {(a + b - 1) × 2} + 1)
tac2(AD-DB) =
Symbol
Parameter
Standard
Unit
Min.
Max.
tac1(RD-DB)
Data input access time (RD standard)
(note 1)
ns
tac1(AD-DB)
Data input access time (AD standard, CS standard)
(note 1)
ns
tac2(RD-DB)
Data input access time (RD standard, when accessing a space with the
multiplexed bus)
(note 1)
ns
tac2(AD-DB)
Data input access time (AD standard, when accessing a space with the
multiplexed bus)
(note 1)
ns
tsu(DB-BCLK)
Data input setup time
30
ns
tsu(RDY-BCLK)
RDY input setup time
40
ns
tsu(HOLD-BCLK) HOLD input setup time
60
ns
th(RD-DB)
Data input hold time
0
ns
th(BCLK-RDY)
RDY input hold time
0
ns
th(BCLK-HOLD)
HOLD input hold time
0
ns
td(BCLK-HLDA)
HLDA output delay time
25
ns
VCC1 = VCC2 = 3.3 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com