SH7261 datasheet(369/1348 Pages) RENESAS

369 / 1348 page

Section 11 Direct Memory Access Controller (DMAC)

Rev. 2.00 Sep. 07, 2007 Page 337 of 1312

REJ09B0320-0200

Bit

Bit Name

Initial

Value

R/W

Description

DSCLR

R/W

DMA Internal State Clear

Writing a "1" to this bit stops DMA transfer in the

middle of a sequence of DMA transfer, suspending the

remainder of the transfer and initializing the internal

state of the DMAC. Writing a "1" to this bit only clears

the transfer state of the DMAC internal circuit. The

other registers are not initialized. Writing "0" is invalid

and a "1" written to this bit is not retained. This bit is

always read as "0".

Note: This bit must only be written to when the

corresponding channel is not in the midst of

single operand transfer (DASTS in the channel

corresponding to the DMA arbitration status

been disabled (DMST in the DMA activation

control register (DMSCNT) or DEN in DMA

control register B (DMCNTBn) is set to "0").

Operation is not guaranteed when this bit is

written to while these conditions do not apply.

When reading:

Always read as "0"

When writing:

0: Invalid

1: Initializes the DMAC's internal state

Note:

When the software trigger is selected as the DMA request source, the DMA request bit

(DREQ) can be set to "1" regardless of the settings of the DMA transfer enable bit (DEN)

and DMAC module activation bit (DMST) and whether or not a transfer operation is

currently in progress. However, even if the software trigger is selected as the DMA request

source, only clear the DMA request bit (DREQ) to "0" or write to the DMAC internal state

clearing bit (DSCLR) when a transfer operation is not in process on the corresponding

channel (the corresponding DASTS bit in the DMA arbitration status register (DMASTS) is

"0") and DMA transfer has been disabled (DMST in the DMA activation control register

(DMSCNT) or DEN in the DMA control register B (DMCNTBn) is set to "0"). Operation is not

guaranteed if this register is written to when these conditions are not satisfied.

SH7261 Datasheet(PDF) 369 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 369 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL