Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 366 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 366 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 362Page - Renesas Technology Corp SH7261 Datasheet HTML 363Page - Renesas Technology Corp SH7261 Datasheet HTML 364Page - Renesas Technology Corp SH7261 Datasheet HTML 365Page - Renesas Technology Corp SH7261 Datasheet HTML 366Page - Renesas Technology Corp SH7261 Datasheet HTML 367Page - Renesas Technology Corp SH7261 Datasheet HTML 368Page - Renesas Technology Corp SH7261 Datasheet HTML 369Page - Renesas Technology Corp SH7261 Datasheet HTML 370Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 366 / 1348 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 334 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
16
DREQ
0
R/W
(b) When a source other than the software trigger is
selected (DCTG = "000000") by the DMA request
source selection bits (DCTG) and a level sense
has been selected
• Condition for setting to "1"
This bit is set to "1" when the DMA request input
level matches that specified in the input sense
selection bits (STRG), i.e. when a DMA request
exists.
• Condition for clearing to "0"
This bit is cleared to "0" when the level specified by
the input sense selection bits (STRG) and the level
on the DMA request input do not match, i.e. when
there is no DMA request.
The DMA request is not retained if it disappears
before being accepted; that is, the DMA request bit
(DREQ) is cleared to "0". To use the DREQ bit with
a level sense, continue the DMA request level until
the request has been accepted.
Note:
When a requesting source other than the
software trigger is selected, do not write "1" to
the DMA request bit (DREQ). If "1" is written to
this bit, operation is not guaranteed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com