SH7261 datasheet(365/1348 Pages) RENESAS

365 / 1348 page

Section 11 Direct Memory Access Controller (DMAC)

Rev. 2.00 Sep. 07, 2007 Page 333 of 1312

REJ09B0320-0200

Bit

Bit Name

Initial

Value

R/W

Description

23 to 17



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

DREQ

R/W

DMA Request

This bit is used to check whether a DMA request is

currently present.

Furthermore, when the software trigger is selected

(DCTG = "000000") by the DMA request source

selection bits (DCTG), DMA requests operate through

this bit.

The value of this bit changes according to the state of

DMA request input to the DMAC regardless of the

settings of the DMAC module activation bit (DMST)

and DMA transfer enable bit (DEN). The conditions for

setting and clearing the bit are determined by the DMA

request source selection bits (DCTG) and input sense

mode selection bits (STRG) as described below.

(a) When software triggering is selected (DCTG =

"000000") by the DMA request source selection

bits (DCTG).

• Condition for setting to "1"

This bit is set to "1" when a "1" is written to it by

software, generating the DMA request.

• Condition for clearing to "0"

This bit is cleared to "0" by either of the below

events.

 Software writing a "0" to the bit

 The start of the transfer operation

corresponding to the bit setting

SH7261 Datasheet(PDF) 365 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 365 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL