SH7261 datasheet(457/1348 Pages) RENESAS

457 / 1348 page

Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)

Rev. 2.00 Sep. 07, 2007 Page 425 of 1312

REJ09B0320-0200

12.3.7

Timer Buffer Operation Transfer Mode Register (TBTM)

TBTM is an 8-bit readable/writable register that specifies the timing for transferring data from the

buffer register to the timer general register in PWM mode. The MTU2 has three TBTM registers,

one each for channels 0, 3, and 4.

Bit:

Initial value:

R/W:

7654321

00000000

R/W

—

TTSE TTSB TTSA

Bit

Bit Name

Initial

Value

R/W

Description

7 to 3

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

TTSE

R/W

Timing Select E

Specifies the timing for transferring data from TGRF_0

to TGRE_0 when they are used together for buffer

operation.

For channels 3 and 4, bit 2 is reserved. It is always read

as 0 and the write value should always be 0.

Do not set this bit to 1 when channel 0 is to be used in

a mode other than PWM mode.

0: When compare match E occurs in channel 0

1: When TCNT_0 is cleared

TTSB

R/W

Timing Select B

Specifies the timing for transferring data from TGRD to

TGRB in each channel when they are used together for

buffer operation.

Do not set this bit to 1 when the channel is to be used

in a mode other than PWM mode.

0: When compare match B occurs in each channel

1: When TCNT is cleared in each channel

SH7261 Datasheet(PDF) 457 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 457 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL