Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 716 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 716 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 712Page - Renesas Technology Corp SH7261 Datasheet HTML 713Page - Renesas Technology Corp SH7261 Datasheet HTML 714Page - Renesas Technology Corp SH7261 Datasheet HTML 715Page - Renesas Technology Corp SH7261 Datasheet HTML 716Page - Renesas Technology Corp SH7261 Datasheet HTML 717Page - Renesas Technology Corp SH7261 Datasheet HTML 718Page - Renesas Technology Corp SH7261 Datasheet HTML 719Page - Renesas Technology Corp SH7261 Datasheet HTML 720Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 716 / 1348 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev. 2.00 Sep. 07, 2007 Page 684 of 1312
REJ09B0320-0200
16.3.7
Serial Status Register (SCFSR)
SCFSR is a 16-bit register. The upper 8 bits indicate the number of receives errors in the receive
FIFO data register, and the lower 8 bits indicate the status flag indicating SCIF operating state.
The CPU can always read and write to SCFSR, but cannot write 1 to the status flags (ER, TEND,
TDFE, BRK, RDF, and DR). These flags can be cleared to 0 only if they have first been read
(after being set to 1). Bits 3 (FER) and 2 (PER) are read-only bits that cannot be written. SCFSR is
initialized by a power-on reset or in deep standby mode.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
00000000
01100000
RRRRRRRR
R/(W)*R/(W)*R/(W)*R/(W)*
R/(W)*R/(W)*
RR
Bit:
Initial value:
R/W:
Note:
* Only 0 can be written to clear the flag after 1 is read.
PER[3:0]
FER[3:0]
ER
TEND TDFE BRK
FER
PER
RDF
DR
Bit
Bit Name
Initial
Value
R/W
Description
15 to 12
PER[3:0]
0000
R
Number of Parity Errors
Indicate the quantity of data including a parity error in
the receive data stored in the receive FIFO data
register (SCFRDR). After the ER bit in SCFSR is set,
the value indicated by bits 15 to 12 represents the
number of parity errors in SCFRDR. When parity
errors have occurred in all 16-byte receive data in
SCFRDR, PER3 to PER0 show 0.
11 to 8
FER[3:0]
0000
R
Number of Framing Errors
Indicate the quantity of data including a framing error
in the receive data stored in SCFRDR. After the ER
bit in SCFSR is set, the value indicated by bits 11 to 8
represents the number of framing errors in SCFRDR.
When framing errors have occurred in all 16-byte
receive data in SCFRDR, FER3 to FER0 show 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com