SH7261 datasheet(720/1348 Pages) RENESAS

720 / 1348 page

Section 16 Serial Communication Interface with FIFO (SCIF)

Rev. 2.00 Sep. 07, 2007 Page 688 of 1312

REJ09B0320-0200

Bit

Bit Name

Initial

Value

R/W

Description

BRK

R/(W)* Break Detection

Indicates that a break signal has been detected in

receive data.

0: No break signal received

[Clearing conditions]

• BRK is cleared to 0 when the chip is a power-on

reset

• BRK is cleared to 0 when software reads BRK

after it has been set to 1, then writes 0 to BRK

1: Break signal received*

[Setting condition]

• BRK is set to 1 when data including a framing

error is received, and a framing error occurs with

space 0 in the subsequent receive data

Note: 1. When a break is detected, transfer of the

receive data (H'00) to SCFRDR stops after

detection. When the break ends and the

receive signal becomes mark 1, the transfer

of receive data resumes.

FER

Framing Error Indication

Indicates a framing error in the data read from the

next receive FIFO data register (SCFRDR) in

asynchronous mode.

0: No receive framing error occurred in the next data

read from SCFRDR

[Clearing conditions]

• FER is cleared to 0 when the chip undergoes a

power-on reset

• FER is cleared to 0 when no framing error is

present in the next data read from SCFRDR

1: A receive framing error occurred in the next data

read from SCFRDR.

[Setting condition]

• FER is set to 1 when a framing error is present in

the next data read from SCFRDR

SH7261 Datasheet(PDF) 720 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 720 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL