SH7261 datasheet(984/1348 Pages) RENESAS

984 / 1348 page

Section 21 CD-ROM Decoder (ROM-DEC)

Rev. 2.00 Sep. 07, 2007 Page 952 of 1312

REJ09B0320-0200

21.3.1

ROM-DEC Enable Control Register (CROMEN)

CROMEN enables subcode processing and CD-ROM decoding, and stops CD-ROM decoding

forcibly.

76543210

Bit:

Initial value:

R/W:

00000000

R/W

SUBC_

CROM_

STP

—

———

Bit

Bit Name

Initial

Value

R/W

Description

SUBC_EN

R/W

Subcode Processing Enable

This bit should be set and cleared simultaneously with

CROM_EN. It is automatically cleared when decoding

is automatically stopped due to an abnormal condition

or when CROM_STP = 1

CROM_EN

R/W

CD-ROM Decoding Enable

When this bit is set to 1, CD-ROM decoding starts after

detection of a valid sync code. When the bit is cleared

to 0, decoding stops on completion of the processing for

the sector currently being decoded.

This bit is automatically cleared when the automatic

decode-stopping function woks or when CROM_STP =

CROM_STP 0

R/W

Forcible Stop of CD-ROM Decoding

When this bit is set to 1, CD-ROM decoding is stopped

immediately and the SUBC_EN and CROM_EN bits are

automatically reset to 0. Before decoding can resume,

this bit must be cleared to 0.

4 to 0



All 0

R/W

Reserved

These bits are always read as 0.The write value should

always be 0.

SH7261 Datasheet(PDF) 984 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 984 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL