SH7261 datasheet(986/1348 Pages) RENESAS

986 / 1348 page

Section 21 CD-ROM Decoder (ROM-DEC)

Rev. 2.00 Sep. 07, 2007 Page 954 of 1312

REJ09B0320-0200

Table 21.2

SY_AUT

SY_IEN

SY_DEN

Operating Mode



Automatic sync maintenance mode

External sync mode

Interpolated sync mode

Interpolated sync plus external sync mode

Setting prohibited

21.3.3

Decoding Mode Control Register (CROMCTL0)

CROMCTL0 enables/disables the various functions, selects criteria for mode or form

determination, and specifies the sector type. The setting of this register becomes valid at the

sector-to-sector transition

76543210

Bit:

Initial value:

R/W:

10000010

R/W

MD_

DESC

—

MD_

AUTO

MD_

AUTOS1

MD_

AUTOS2

MD_SEC[2:0]

Bit

Bit Name

Initial

Value

R/W

Description

MD_DESC

R/W

Descrambling Function ON/OFF

0: Descrambling function is off

1: Descrambling function is on



R/W

Reserved

This bit is always read as 0. The write value should

always be 0.

MD_AUTO

R/W

Automatic Mode/Form Detection ON/OFF

0: Off

1: On

Detectable formats are Mode 0, Mode 1, Mode 2 (non-

XA), Mode 2 Form 1, and Mode 2 Form 2. If the mode

and form cannot be detected, the sector is taken to be

in the same mode and form as the previous sector. If

the mode and form of the first sector after decoding

starts is undetectable, the setting of the MD_SEC[2:0]

bits is used as the initial value.

SH7261 Datasheet(PDF) 986 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 986 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL