Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 1042 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 1042 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 1038Page - Renesas Technology Corp SH7261 Datasheet HTML 1039Page - Renesas Technology Corp SH7261 Datasheet HTML 1040Page - Renesas Technology Corp SH7261 Datasheet HTML 1041Page - Renesas Technology Corp SH7261 Datasheet HTML 1042Page - Renesas Technology Corp SH7261 Datasheet HTML 1043Page - Renesas Technology Corp SH7261 Datasheet HTML 1044Page - Renesas Technology Corp SH7261 Datasheet HTML 1045Page - Renesas Technology Corp SH7261 Datasheet HTML 1046Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1042 / 1348 page
background image
Section 21 CD-ROM Decoder (ROM-DEC)
Rev. 2.00 Sep. 07, 2007 Page 1010 of 1312
REJ09B0320-0200
Table 21.4
Number of Wait Cycles for Reading STRMDOUT0 and STRMDOUT1
Registers
Number of Wait Cycles when Delay is Introduced
Number of ECC
Corrections
Number of Wait
Cycles
DMAREQDELAY[1:0]
Setting
Number of Wait Cycles
0
370 to 1040
1
114 to 1144
2
0 to 888
1
370 to 1400
3
0 to 376
0
720 to 1900
1
464 to 1644
2
208 to 1388
2
720 to 1900
3
0 to 876
0
1070 to 2400
1
814 to 2144
2
558 to 1888
3
1070 to 2400
3
46 to 1376
When the number of the ECC correction is 1 and the DMAREQDELAY[1:0] setting is 3, the
period of waiting is up to 376 cycles. If the CD-ROM decoding is not completed in this waiting
time, take the waiting time into account in software for DMAC activation.
In addition, the effect of DMAREQDELAY[1:0] in reducing the wait only applies to the DMA
activation signal. Since the IREADY interrupt cannot be delayed, waiting time must be taken into
account in the software if the STRMDOUT0 and STRMDOUT1 registers are to be read by the
CPU.
21.6.5
Stopping and Resuming CD-DSP Operation
When stopping and resuming the stream data input to the CD-ROM decoder, note that the input
data stream does not stop immediately before a sync code and that the CD-ROM decoder may
recognize the data as incorrect when the input stream is resumed. This happens because the system
holds a combination of the data up to the point where input was stopped and data that is input from
the point of resumption. Take care on this point when stopping and resuming input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com