Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 1038 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 1038 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 1034Page - Renesas Technology Corp SH7261 Datasheet HTML 1035Page - Renesas Technology Corp SH7261 Datasheet HTML 1036Page - Renesas Technology Corp SH7261 Datasheet HTML 1037Page - Renesas Technology Corp SH7261 Datasheet HTML 1038Page - Renesas Technology Corp SH7261 Datasheet HTML 1039Page - Renesas Technology Corp SH7261 Datasheet HTML 1040Page - Renesas Technology Corp SH7261 Datasheet HTML 1041Page - Renesas Technology Corp SH7261 Datasheet HTML 1042Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1038 / 1348 page
background image
Section 21 CD-ROM Decoder (ROM-DEC)
Rev. 2.00 Sep. 07, 2007 Page 1006 of 1312
REJ09B0320-0200
21.5
Interrupt Sources
21.5.1
Interrupt and DMA Transfer Request Signals
Table 21.3 lists the interrupt signals and DMA transfer request signal generated by the CD-ROM
decoder, along with the meanings and the modules to which the signals are connected.
Table 21.3
Interrupt and DMA Transfer Request Signals
Name
Description
Connected To
ISEC
Transitions from sector to sector
INTC
ITARG
Access to a CD-ROM sector that is not the expected target
sector
INTC
ISY
A sync code from the CD-ROM with abnormal timing
INTC
IERR
An error that was not correctable by ECC correction or an error
indicated by EDC checking after ECC correction
INTC
IBUF
State changes in data transfer to the buffer
INTC
IREADY
Request for data transfer to the buffer for CD-ROM
INTC
DMA transfer
request
Request for data transfer to the buffer for CD-ROM
DMAC
The above interrupt signals are generated by the following sources
(1)
ISEC
This interrupt is generated when the sync code indicates a transition from sector to sector.
(2)
ITARG
This interrupt reports that the stream data transferred from the CD-DSP is not the data of the target
sector. The CD-ROM decoder checks the time data in the subcode. In correct operation, data
transfer is expected to start slightly before the target sector. An ITARG interrupt is generated in
the following cases.
• When data of a sector preceding the target sector by quite a few sectors have been transferred
• When data of a sector that comes after the target sector have been transferred
For the generation of this interrupt, ITARG is detected from the subcode. However, this interrupt
has no meaning in this LSI because CD-ROM data are transferred from the SSI module.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com