SH7261 datasheet(1073/1348 Pages) RENESAS

1073 / 1348 page

Section 23 D/A Converter (DAC)

Rev. 2.00 Sep. 07, 2007 Page 1041 of 1312

REJ09B0320-0200

23.4

Operation

The D/A converter includes D/A conversion circuits for two channels, each of which can operate

independently. When the DAOE bit in DACR is set to 1, D/A conversion is enabled and the

conversion result is output.

An operation example of D/A conversion on channel 0 is shown below. Figure 23.2 shows the

timing of this operation.

1. Write the conversion data to DADR0.

2. Set the DAOE0 bit in DACR to 1 to start D/A conversion. The conversion result is output from

the analog output pin DA0 after the conversion time t

DCONV has elapsed. The conversion result

continues to be output until DADR0 is written to again or the DAOE0 bit is cleared to 0. The

output value is expressed by the following formula:

Contents of DADR

256

× AVref

3. If DADR0 is written to again, the conversion is immediately started. The conversion result is

output after the conversion time t

DCONV has elapsed.

4. If the DAOE0 bit is cleared to 0, analog output is disabled.

DADR0

DAOE0

DA0

tDCONV

Conversion data 1

Conversion

result 1

High-impedance state

DADR0

write cycle

Address

DACR

write cycle

Conversion data 2

Conversion

result 2

[Legend]

tDCONV: D/A conversion time

DADR0

write cycle

DACR

write cycle

Figure 23.2 Example of D/A Converter Operation

SH7261 Datasheet(PDF) 1073 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 1073 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL