Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 246 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 246 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 242Page - Renesas Technology Corp SH7261 Datasheet HTML 243Page - Renesas Technology Corp SH7261 Datasheet HTML 244Page - Renesas Technology Corp SH7261 Datasheet HTML 245Page - Renesas Technology Corp SH7261 Datasheet HTML 246Page - Renesas Technology Corp SH7261 Datasheet HTML 247Page - Renesas Technology Corp SH7261 Datasheet HTML 248Page - Renesas Technology Corp SH7261 Datasheet HTML 249Page - Renesas Technology Corp SH7261 Datasheet HTML 250Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 246 / 1348 page
background image
Section 9 Bus State Controller (BSC)
Rev. 2.00 Sep. 07, 2007 Page 214 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
21, 20
BSIZE[1:0]
00*
1
R/W
External Bus Width Select
These bits specify the width of the data bus for the
external device of the corresponding channel of CSC.
The initial value for the data bus width for CSC channel
0 (CS0) differs depending on the settings of pins MD1
and MD0.
10: 8-bit bus
00: 16-bit bus
01: 32-bit bus
19 to 17
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
16
EXENB
0*
2
R/W
Operation Enable
This bit enables or disables the operation for the
corresponding channel of CSC. The initial value
corresponding to CS0 only is operation enabled
(EXENB
= 1).
0: Operation disabled
1: Operation enabled
15 to 0
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
Notes: 1. The initial value of the BSIZE bits in CS0 differs depending on the settings of pins MD1
and MD0.
2. The initial value of the EXENB bit in CS0 is 1.
To disable the operation for each channel, forcibly write out data tentatively stored in internal
write buffer. The procedure is as follows:
1. Execute read access to the channel whose operation is to be disabled.
2. Then, write 0 to the EXENB bit (operation disabled).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com