Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 252 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 252 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 248Page - Renesas Technology Corp SH7261 Datasheet HTML 249Page - Renesas Technology Corp SH7261 Datasheet HTML 250Page - Renesas Technology Corp SH7261 Datasheet HTML 251Page - Renesas Technology Corp SH7261 Datasheet HTML 252Page - Renesas Technology Corp SH7261 Datasheet HTML 253Page - Renesas Technology Corp SH7261 Datasheet HTML 254Page - Renesas Technology Corp SH7261 Datasheet HTML 255Page - Renesas Technology Corp SH7261 Datasheet HTML 256Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 252 / 1348 page
background image
Section 9 Bus State Controller (BSC)
Rev. 2.00 Sep. 07, 2007 Page 220 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
19
EWENB
0
R/W
External Wait Enable
This bit is used to enable or disable external wait input.
When EWENB is set to 1, external wait input is
enabled and the number of wait states per cycle can be
controlled using the external wait signal (
WAIT). In this
case wait cycles are inserted while the
WAIT signal is
low level. When EWENB is cleared to 0, the
WAIT
signal is invalid.
0: External wait disabled
1: External wait enabled
18, 17
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
16
WRMOD
0
R/W
Write Access Mode Select
This bit selects the operating mode for write access.
Clearing WRMOD to 0 selects the byte-write strobe
mode. In this mode data writes are controlled by
multiple write signals (
WR3 to WR0) that correspond to
the individual byte positions. Setting WRMOD to 1
selects the one-write strobe mode. In this mode, data
writes are controlled by multiple byte control signals
(
BC3 to BC0) that correspond to the individual byte
positions and a single write signal (
WR0 for the 8-bit
bus width channel,
WR1 for the 16-bit bus width
channel, and
WR3 for the 32-bit bus width channel)
0: Byte-write strobe mode
1: One-write strobe mode
15 to 0
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
Writing to the CSn mode register (CSMODn) must be done while CSC for the corresponding
channel is disabled (EXENB
= 0). Only channel 0 (CS0) can be enabled by setting EXENB = 1.
To enable channel 0, stop the DMAC and set EXENB to 1 between the reset release and data write
access to CS0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com