SH7672 datasheet(389/1292 Pages) RENESAS

389 / 1292 page

Section 10 Watchdog Timer (WDT)

Rev. 1.00 Nov. 14, 2007 Page 363 of 1262

REJ09B0437-0100

10.3

The WDT has the following registers.

Table 10.2

Abbreviation R/W

Initial

Value

Address

Access

Size

Watchdog timer counter

WTCNT

R/W

H'00

H'FFFE0002

16*

Watchdog timer control/status

WTCSR

R/W

H'18

H'FFFE0000

16*

Watchdog reset control/status

WRCSR

R/W

H'1F

H'FFFE0004

16*

Note:

For the access size, see section 10.3.4, Notes on Register Access.

10.3.1

Watchdog Timer Counter (WTCNT)

WTCNT is an 8-bit readable/writable register that is incremented by cycles of the selected clock

signal. When an overflow occurs, it generates a watchdog timer overflow signal (

WDTOVF) in

watchdog timer mode and an interrupt in interval timer mode. WTCNT is initialized to H'00 by a

power-on reset caused by the

RES pin or in software standby mode.

Use word access to write to WTCNT, writing H'5A in the upper byte. Use byte access to read

from WTCNT.

Note:

The method for writing to WTCNT differs from that for other registers to prevent

erroneous writes. See section 10.3.4, Notes on Register Access, for details.

7654321

00000000

R/W

Bit:

Initial value:

R/W:

SH7672 Datasheet(PDF) 389 Page - Renesas Technology Corp

SH7672 Datasheet(HTML) 389 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL