Electronic Components Datasheet Search
  English  ▼

X  

SH7672 Datasheet(PDF) 390 Page - Renesas Technology Corp

Part # SH7672
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7670 Series
PDF  1292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7672 Datasheet(HTML) 390 Page - Renesas Technology Corp

Back Button SH7672 Datasheet HTML 386Page - Renesas Technology Corp SH7672 Datasheet HTML 387Page - Renesas Technology Corp SH7672 Datasheet HTML 388Page - Renesas Technology Corp SH7672 Datasheet HTML 389Page - Renesas Technology Corp SH7672 Datasheet HTML 390Page - Renesas Technology Corp SH7672 Datasheet HTML 391Page - Renesas Technology Corp SH7672 Datasheet HTML 392Page - Renesas Technology Corp SH7672 Datasheet HTML 393Page - Renesas Technology Corp SH7672 Datasheet HTML 394Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 390 / 1292 page
background image
Section 10 Watchdog Timer (WDT)
Rev. 1.00 Nov. 14, 2007 Page 364 of 1262
REJ09B0437-0100
10.3.2
Watchdog Timer Control/Status Register (WTCSR)
WTCSR is an 8-bit readable/writable register composed of bits to select the clock used for the
count, overflow flags, and timer enable bit.
WTCSR is initialized to H'18 by a power-on reset caused by the
RES pin or in software standby
mode. When used to count the clock oscillation settling time for canceling software standby mode,
it retains its value after counter overflow.
Use word access to write to WTCSR, writing H'A5 in the upper byte. Use byte access to read from
WTCSR.
Note:
The method for writing to WTCSR differs from that for other registers to prevent
erroneous writes. See section 10.3.4, Notes on Register Access, for details.
7654321
0
00011000
R/(W)
R/W
R/W
R
R
R/W
R/W
R/W
Bit:
Initial value:
R/W:
IOVF
WT/
IT
TME
-
-
CKS[2:0]
Bit
Bit Name
Initial
Value
R/W
Description
7
IOVF
0
R/(W)
Interval Timer Overflow
Indicates that WTCNT has overflowed in interval timer
mode. This flag is not set in watchdog timer mode.
0: No overflow
1: WTCNT overflow in interval timer mode
[Clearing condition]
• When 0 is written to IOVF after reading IOVF
6
WT/
IT
0
R/W
Timer Mode Select
Selects whether to use the WDT as a watchdog timer
or an interval timer.
0: Use as interval timer
1: Use as watchdog timer
Note: When the WTCNT overflows in watchdog timer
mode, the
WDTOVF signal is output externally.
If this bit is modified when the WDT is running,
the counting-up may not be performed
correctly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com