SH7672 datasheet(313/1292 Pages) RENESAS

313 / 1292 page

Section 7

Bus State Controller (BSC)

Rev. 1.00 Nov. 14, 2007 Page 287 of 1262

REJ09B0437-0100

In the above conditions, a total of four conditions, that is, condition [1] or [2] (either one is

effective), condition [3] or [4] (either one is effective), a set of conditions [5] to [7] (these are

generated successively, and therefore the sum of them should be taken as one set of idle cycles),

and condition [8] are generated at the same time. The maximum number of idle cycles among

these four conditions become the number of idle cycles on the external bus. To ensure the

minimum idle cycles, be sure to make register settings for condition [1] or [2].

CKIO

CSn

Previous access

External bus idle cycles

Idle cycle after access

Either one of them

is effective

[1] DMAIW[2:0] setting in CMNCR

[2] IWW[2:0] setting in CSnBCR

IWRWD[2:0] setting in CSnBCR

IWRWS[2:0] setting in CSnBCR

IWRRD[2:0] setting in CSnBCR

IWRRS[2:0] setting in CSnBCR

[3] WTRP[1:0] setting in CSnWCR

TRWL[1:0] setting in CSnWCR

WTRC[1:0] setting in CSnWCR

[4] WM setting in CSnWCR

[6] Internal bus idle cycles, etc.

[8] Idle cycles

between

different

memory types

[5] Read

data

transfer

[7] Write

data

wait

Idle cycle before access

Next access

Condition [1] or [2]

A total of four conditions (condition [1] or [2], condition [3] or [4], a set of conditions [5] to [7],

and condition [8]) generate idle cycle at the same time. Accordingly, the maximum number of

cycles among these four conditions become the number of idle cycles.

Note:

Condition [8]

Condition [3] or [4]

Set of conditions

[5] to [7]

Either one of them

is effective

Figure 7.42

Idle Cycle Conditions

SH7672 Datasheet(PDF) 313 Page - Renesas Technology Corp

SH7672 Datasheet(HTML) 313 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL