Electronic Components Datasheet Search
  English  ▼

X  

38K2 Datasheet(PDF) 349 Page - Renesas Technology Corp

Part # 38K2
Description  RENESAS 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38K2 Datasheet(HTML) 349 Page - Renesas Technology Corp

Back Button 38K2 Datasheet HTML 345Page - Renesas Technology Corp 38K2 Datasheet HTML 346Page - Renesas Technology Corp 38K2 Datasheet HTML 347Page - Renesas Technology Corp 38K2 Datasheet HTML 348Page - Renesas Technology Corp 38K2 Datasheet HTML 349Page - Renesas Technology Corp 38K2 Datasheet HTML 350Page - Renesas Technology Corp 38K2 Datasheet HTML 351Page - Renesas Technology Corp 38K2 Datasheet HTML 352Page - Renesas Technology Corp 38K2 Datasheet HTML 353Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 349 / 358 page
background image
Addressing mode
ZP, X
ZP, Y
ABS
ABS, X
ABS, Y
IND
ZP, IND
IND, X
IND, Y
REL
SP
7
6
5
4
3
2
1
0
Processor status register
NV
T
B
D
I
Z
C
OP n
# OP n
# OP n
# OP n
# OP n
# OP n
# OP n
#
OP n
#
OP n
#
OP n
# OP n
#
3.6 Machine instructions
Rev.2.00
Oct 15, 2006
page 91 of 99
38K2 Group
REJ09B0338-0200
APPENDIX
Addressing mode
Symbol
Function
Details
IMP
IMM
A
BIT, A
ZP
BIT, ZP
OP n# OP n# OP n# OP n# OP n#
OP n
#
3.6 Machine instructions
Rev.2.00
Oct 15, 2006
page 90 of 99
38K2 Group
REJ09B0338-0200
APPENDIX
E2 16 2
4D
EE
4
6
3
3
5D
FE
5
7
3
3
59 5
3
N
N
•
N
N
N
N
•
•
N
•
N
N
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Z
Z
•
Z
Z
Z
Z
•
•
Z
•
Z
Z
•
•
•
•
•
•
•
•
•
•
•
•
•
41 6
2 51 6
2
B5
B4
4C
20
AD
AE
AC
6C
A1
4
4
2
2
B6 4
2
3
6
4
4
4
3
3
3
3
3
BD
BC
5
5
B9
BE
5
5
3
3
3
3
53 B2
02
4
7
2
2
62 B1 62
22 5
2
55
F6
4
6
2
2
This instruction subtracts one from the current
contents of X.
This instruction subtracts one from the current
contents of Y.
Divides the 16-bit data in M(zz+(X)) (low-order
byte) and M(zz+(X)+1) (high-order byte) by the
contents of A. The quotient is stored in A and
the one's complement of the remainder is
pushed onto the stack.
When T = 0, this instruction transfers the con-
tents of the M and A to the ALU which
performs a bit-wise Exclusive OR, and stores
the result in A.
When T = 1, the contents of M(X) and M are
transferred to the ALU, which performs a bit-
wise Exclusive OR and stores the results in
M(X). The contents of A remain unchanged,
but status flags are changed.
M(X) represents the contents of memory
where is indicated by X.
This instruction adds one to the contents of A
or M.
This instruction adds one to the contents of X.
This instruction adds one to the contents of Y.
This instruction jumps to the address desig-
nated by the following three addressing
modes:
Absolute
Indirect Absolute
Zero Page Indirect Absolute
This instruction stores the contents of the PC
in the stack, then jumps to the address desig-
nated by the following addressing modes:
Absolute
Special Page
Zero Page Indirect Absolute
When T = 0, this instruction transfers the con-
tents of M to A.
When T = 1, this instruction transfers the con-
tents of M to (M(X)). The contents of A remain
unchanged, but status flags are changed.
M(X) represents the contents of memory
where is indicated by X.
This instruction loads the immediate value in
M.
This instruction loads the contents of M in X.
This instruction loads the contents of M in Y.
DEX
DEY
DIV
EOR
(Note 1)
INC
INX
INY
JMP
JSR
LDA
(Note 2)
LDM
LDX
LDY
X
← X – 1
Y
← Y – 1
A
← (M(zz + X + 1),
M(zz + X )) / A
M(S)
← one's comple-
ment of Remainder
S
← S – 1
When T = 0
A
← A V– M
When T = 1
M(X)
← M(X) V– M
A
← A + 1 or
M
← M + 1
X
← X + 1
Y
← Y + 1
If addressing mode is ABS
PCL
← ADL
PCH
← ADH
If addressing mode is IND
PCL
← M (ADH, ADL)
PCH
← M (ADH, ADL + 1)
If addressing mode is ZP, IND
PCL
← M(00, ADL)
PCH
← M(00, ADL + 1)
M(S)
← PCH
S
← S – 1
M(S)
← PCL
S
← S – 1
After executing the above,
if addressing mode is ABS,
PCL
← ADL
PCH
← ADH
if addressing mode is SP,
PCL
← ADL
PCH
← FF
If addressing mode is ZP, IND,
PCL
← M(00, ADL)
PCH
← M(00, ADL + 1)
When T = 0
A
← M
When T = 1
M(X)
← M
M
← nn
X
← M
Y
← M
3A 21
1
1
1
1
2
2
2
2
CA
88
E8
C8
45
E6
3
5
2
2
49 22
A9
A2
A0
A5
3C
A6
A4
3
4
3
3
2
3
2
2
2
2
2
2
2
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com