38K2 datasheet(347/358 Pages) RENESAS

347 / 358 page

Addressing mode

ZP, X

ZP, Y

ABS

ABS, X

ABS, Y

IND

ZP, IND

IND, X

IND, Y

REL

Processor status register

OP n

# OP n

OP n

# OP n

3.6 Machine instructions

Rev.2.00

Oct 15, 2006

page 87 of 99

38K2 Group

REJ09B0338-0200

APPENDIX

Addressing mode

Symbol

Function

Details

IMP

IMM

BIT, A

BIT, ZP

OP n# OP n# OP n# OP n# OP n#

OP n

3.6 Machine instructions

Rev.2.00

Oct 15, 2006

page 86 of 99

38K2 Group

REJ09B0338-0200

APPENDIX

•

When T = 0, this instruction adds the contents

M, C, and A; and stores the results in A and C.

When T = 1, this instruction adds the contents

of M(X), M and C; and stores the results in

M(X) and C. When T=1, the contents of A re-

main unchanged, but the contents of status

flags are changed.

M(X) represents the contents of memory

where is indicated by X.

When T = 0, this instruction transfers the con-

tents of A and M to the ALU which performs a

bit-wise AND operation and stores the result

back in A.

When T = 1, this instruction transfers the con-

tents M(X) and M to the ALU which performs a

bit-wise AND operation and stores the results

back in M(X). When T = 1 the contents of A re-

main unchanged, but status flags are

changed.

M(X) represents the contents of memory

where is indicated by X.

This instruction shifts the content of A or M by

one bit to the left, with bit 0 always being set to

0 and bit 7 of A or M always being contained in

This instruction tests the designated bit i of M

or A and takes a branch if the bit is 0. The

branch address is specified by a relative ad-

dress. If the bit is 1, next instruction is

executed.

This instruction tests the designated bit i of the

M or A and takes a branch if the bit is 1. The

branch address is specified by a relative ad-

dress. If the bit is 0, next instruction is

executed.

This instruction takes a branch to the ap-

pointed address if C is 0. The branch address

is specified by a relative address. If C is 1, the

next instruction is executed.

This instruction takes a branch to the ap-

pointed address if C is 1. The branch address

is specified by a relative address. If C is 0, the

next instruction is executed.

This instruction takes a branch to the ap-

pointed address when Z is 1. The branch

address is specified by a relative address.

If Z is 0, the next instruction is executed.

This instruction takes a bit-wise logical AND of

A and M contents; however, the contents of A

and M are not modified.

The contents of N, V, Z are changed, but the

contents of A, M remain unchanged.

This instruction takes a branch to the ap-

pointed address when N is 1. The branch

address is specified by a relative address.

If N is 0, the next instruction is executed.

This instruction takes a branch to the ap-

pointed address if Z is 0. The branch address

is specified by a relative address. If Z is 1, the

next instruction is executed.

ADC

(Note 1)

(Note 5)

AND

(Note 1)

ASL

BBC

(Note 4)

BBS

(Note 4)

BCC

(Note 4)

BCS

(Note 4)

BEQ

(Note 4)

BIT

BMI

(Note 4)

BNE

(Note 4)

←

←0

29 2

0A 2

20i

06 5

25 3

65 3

69 2

20i

When T = 0

← A + M + C

When T = 1

M(X)

← M(X) + M + C

When T = 0

← A M

When T = 1

M(X)

← M(X) M

Ai or Mi = 0?

Ai or Mi = 1?

C = 0?

C = 1?

Z = 1?

N = 1?

Z = 0?

3.6 Machine instructions

BIT, A, R

BIT, ZP, R

38K2 Datasheet(PDF) 347 Page - Renesas Technology Corp

38K2 Datasheet(HTML) 347 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL