| Electronic Components Datasheet Search |
|
SH7014 Datasheet(PDF) 613 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7014 Datasheet(HTML) 613 Page - Renesas Technology Corp |
|
613 / 754 page ![]() 22. Electrical Characteristics (5 V 28.7 MHz) Rev.5.00 Sep. 27, 2007 Page 579 of 716 REJ09B0398-0500 22.3.4 Direct Memory Access Controller Timing Table 22.8 shows the Direct Memory Access Controller Timing. Table 22.8 Direct Memory Access Controller Timing Conditions: V CC = 5.0 V ±10%, AVCC = 5.0 V ±10%, AVCC = VCC ±10%, VSS = AVSS = 0 V, Ta = −20 to +75°C Item Symbol Min Max Unit Figure DREQ0 and DREQ1 setup time t DRQS 18 ⎯ ns 22.18 DREQ0 and DREQ1 hold time t DRQH 18 ⎯ ns DREQ0 and DREQ1 pulse width t DRQW 1.5 ⎯ t cyc 22.19 DRAK output delay time t DRAKD 18 ⎯ ns 22.20 CK tDRQH tDRQS tDRQS tDRQS DREQ0, DREQ1 Level DREQ0, DREQ1 Edge DREQ0, DREQ1 Level clear Figure 22.18 DREQ0 and DREQ1 Input Timing (1) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |