SH7014 datasheet(672/754 Pages) RENESAS

672 / 754 page

Appendix A On-Chip Supporting Module Registers

Rev.5.00 Sep. 27, 2007 Page 638 of 716

REJ09B0398-0500

MTU

Timer I/O Control Register 2 (TIOR2)

H'FFFF82A2

8/16/32

Bit

Item

Bit name

IOB3

IOB2

IOB1

IOB0

IOA3

IOA2

IOA1

IOA0

Initial value

R/W

Bit

Name

Value

Description

Output disabled

(initial value)

Output 0 on compare-match

Output 1 on compare-match

Initial output is 0

Toggle output on compare-

match

Output disabled

Output 0 on compare-match

Output 1 on compare-match

TGR2B is

an output

compare

Initial output is 1

Toggle output on compare-

match

Input capture on rising edge

Input capture on falling edge

Input capture on both edges

Input capture on rising edge

Input capture on falling edge

7 to 4

I/O Control B3 to B0

(IOB3 to IOB0)

TGR2B is

an input

capture

Capture input

source is the

TIOC2B pin

Input capture on both edges

SH7014 Datasheet(PDF) 672 Page - Renesas Technology Corp

SH7014 Datasheet(HTML) 672 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL