| Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 188 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 188 Page - Renesas Technology Corp |
|
188 / 385 page ![]() Rev.2.00 Aug 28, 2006 page 57 of 148 7641 Group REJ09B0336-0200 APPLICATION 2.4 UART UARTx transmit/receive buffer registers 1, 2 b7 b6 b5 b4 b3 b2 b1 b0 UARTx (x = 1, 2) transmit/receive buffer register 1 (UxTRB1: addresses 3416, 3C16) b 0 Undefined Functions At reset R W 1 Undefined 2 Undefined 3 Undefined 4 Undefined 5 Undefined 6 Undefined 7 Undefined The transmit buffer register and the receive buffer register are located at the same address. Writing a transmitting data and reading a received data are performed through the UxTRB. This is its low-order byte. •At write The data is written into the transmit buffer register. It is not done into the receive buffer register. •At read The contents of receive buffer register is read. If a character bit length is 7 bits, the MSB of received data is invalid. Note that the contents of transmit buffer register cannot be read. b7 b6 b5 b4 b3 b2 b1 b0 UARTx (x = 1, 2) transmit/receive buffer register 2 (UxTRB2: addresses 3516, 3D16) b 0 Undefined Functions At reset R W 1 Undefined 2 Undefined 3 Undefined 4 Undefined 5 Undefined 6 Undefined 7 Undefined The transmit buffer register and the receive buffer register are located at the same address. Writing a transmitting data and reading a received data are performed through the UxTRB. This is its high- order byte. •At write The data is written into the transmit buffer register. It is not done into the receive buffer register. •At read The contents of receive buffer register is read. If a character bit length is 9 bits, the received high-order 7 bits of UxTRB2 are “0” Note that the contents of transmit buffer register cannot be read. If a character bit length is 7 or 8 bits, the received contents of UxTRB2 are invalid. Nothing is arranged for this bit. This is a write disable bit. When this bit is read out, the contents are “0”. ✕ ✕ ✕ ✕ ✕ ✕ ✕ Fig. 2.4.7 Structure of UARTx (x = 1, 2) transmit/receive buffer registers 1, 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |