| Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 186 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 186 Page - Renesas Technology Corp |
|
186 / 385 page ![]() Rev.2.00 Aug 28, 2006 page 55 of 148 7641 Group REJ09B0336-0200 APPLICATION 2.4 UART Fig. 2.4.4 Structure of UARTx (x = 1, 2) status register UARTx status register b7 b6 b5 b4 b3 b2 b1 b0 UARTx (x = 1, 2) status register (UxSTS : addresses 3216, 3A16) b 0 1 2 4 Name 1 Functions At reset R W 1 0 0 0 Transmit buffer empty flag (TBE) Parity error flag (PER) Framing error flag (FER) Receive buffer full flag (RBF) 0 : Transmit shift in progress 1 : Transmit shift completed 0 : Buffer full 1 : Buffer empty 0 : Buffer empty 1 : Buffer full 0 : No error 1 : Parity error 0 : No error 1 : Framing error 5 0 Overrun error flag (OER) 0 : No error 1 : Overrun error 6 7 0 Summing error flag (SER) 0 : (PER) U (FER) U (OER) = 0 1 : (PER) U (FER) U (OER) = 1 0 Transmit complete flag (TCM) Nothing is arranged for this bit. This is a write disable bit. When this bit is read out, the contents are “0”. 3 ✕ ✕ ✕ ✕ ✕ ✕ ✕ ✕ Fig. 2.4.5 Structure of UARTx (x = 1, 2) RTS control register UARTx RTS control register b7 b6 b5 b4 b3 b2 b1 b0 UARTx (x = 1, 2) RTS control register (UxRTSC : addresses 3616, 3E16) b 0 1 4 Name 0 Functions At reset R W 0 0 Fix these bits to “0”. 5 RTS assertion delay count select bits (RTS) 7 3 2 0 0 0 0 0 b7b6b5b4 0 0 0 0 : No delay; Assertion immediately 0 0 0 1 : 8-bit term assertion at “H” 0 0 1 0 : 16-bit term assertion at “H” 0 0 1 1 : 24-bit term assertion at “H” 0 1 0 0 : 32-bit term assertion at “H” 0 1 0 1 : 40-bit term assertion at “H” 0 1 1 0 : 48-bit term assertion at “H” 0 1 1 1 : 56-bit term assertion at “H” 1 0 0 0 : 64-bit term assertion at “H” 1 0 0 1 : 72-bit term assertion at “H” 1 0 1 0 : 80-bit term assertion at “H” 1 0 1 1 : 88-bit term assertion at “H” 1 1 0 0 : 96-bit term assertion at “H” 1 1 0 1 : 104-bit term assertion at “H” 1 1 1 0 : 112-bit term assertion at “H” 1 1 1 1 : 120-bit term assertion at “H” 6 0 1 0 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |