 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 262 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 262 Page - Renesas Technology Corp |
|
|
262 / 385 page  Rev.2.00 Aug 28, 2006 page 131 of 148 7641 Group REJ09B0336-0200 APPLICATION 2.10 External devices connection Fig. 2.10.13 Write cycle (W control, SRAM) AB0 to AB7 (Port P0) S (AB15) td(WR-DB) 20 ns (max.) AB8 to AB14 (Port P1) OE (RD of 7641) DB0 to DB7 (Port P6) Lower address Upper address tsu(D) 35 ns (min.) “H” level W (WR of 7641) twl(WR) (1 + 0.5) • 83.33 ns – 5 ns (min.) td(AH-WR), td(AL-WR) : AB15-AB8, AB7-AB0 valid time before WR of 7641 group twl(WR) : WR pulse width of 7641 group td(WR-DB) : Data bus delay time after WR of 7641 group tsu(D) : Data setup time of M5M256BP-10 f(XIN) = 24 MHz Vcc = 5 V td(AH-RD): 0.5 • 83.33 ns – 28 ns (min.) td(AL-RD): 0.5 • 83.33 ns – 30 ns (min.) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
