Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 224 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 224 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 220Page - Renesas Technology Corp SH7018 Datasheet HTML 221Page - Renesas Technology Corp SH7018 Datasheet HTML 222Page - Renesas Technology Corp SH7018 Datasheet HTML 223Page - Renesas Technology Corp SH7018 Datasheet HTML 224Page - Renesas Technology Corp SH7018 Datasheet HTML 225Page - Renesas Technology Corp SH7018 Datasheet HTML 226Page - Renesas Technology Corp SH7018 Datasheet HTML 227Page - Renesas Technology Corp SH7018 Datasheet HTML 228Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 224 / 431 page
background image
208
Bit 6: RIE
Description
0
Receive-data-full interrupt (RxI) and receive-error interrupt (ERI)
requests are disabled.
(Initial value)
RxI and ERI interrupt requests can be cleared by reading the RDRF flag
or error flag (FER, PER, or ORER) after it has been set to 1, then
clearing the flag to 0, or by clearing RIE to 0.
1
Receive-data-full interrupt (RxI) and receive-error interrupt (ERI)
requests are enabled.
• Bit 5—Transmit Enable (TE): Enables or disables the SCI1 serial transmitter.
Bit 5: TE
Description
0
Transmitter disabled
(Initial value)
The transmit data register empty bit (TDRE) in the serial status register
(SSR1) is locked at 1.
1
Transmitter enabled
Serial transmission starts when the transmit data register empty (TDRE)
bit in the serial status register (SSR1) is cleared to 0 after writing of
transmit data into the TDR1. Select the transmit format in the SMR1
before setting TE to 1.
• Bit 4—Receive Enable (RE): Enables or disables the SCI1 serial receiver.
Bit 4: RE
Description
0
Receiver disabled
(Initial value)
Clearing RE to 0 does not affect the receive flags (RDRF, FER, PER,
ORER). These flags retain their previous values.
1
Receiver enabled
Serial reception starts when a start bit is detected in the asynchronous
mode, or synchronous clock input is detected in the clock synchronous
mode. Select the receive format in the SMR1 before setting RE to 1.
• Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor interrupts.
The MPIE setting is used only if the multiprocessor mode bit (MP) in the serial mode register
(SMR1) is set to 1 during reception.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com