Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 838 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 838 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 834Page - Renesas Technology Corp SH7721 Datasheet HTML 835Page - Renesas Technology Corp SH7721 Datasheet HTML 836Page - Renesas Technology Corp SH7721 Datasheet HTML 837Page - Renesas Technology Corp SH7721 Datasheet HTML 838Page - Renesas Technology Corp SH7721 Datasheet HTML 839Page - Renesas Technology Corp SH7721 Datasheet HTML 840Page - Renesas Technology Corp SH7721 Datasheet HTML 841Page - Renesas Technology Corp SH7721 Datasheet HTML 842Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 838 / 1524 page
background image
Section 24
USB Host Controller (USBH)
Rev. 3.00 Jan. 18, 2008 Page 776 of 1458
REJ09B0033-0300
24.3.5
Hc Interrupt Enable Register (USBHIE)
Each enable bit in USBHIE corresponds to the related interrupt bit in USBHIS. USBHIE is used to
control an event to generate a hardware interrupt. A hardware interrupt is requested to the CPU
when a bit in USBHIE is set, a corresponding bit in USBHIE is set, and the MIE bit is set. As a
result, the USBHI bit in the interrupt request register 9 (IRR9) of the interrupt controller (INTC) is
set (the USBHI bit is used in common regardless of the content of the interrupt generation event).
Therefore, the USBHI bit can be used when an interrupt generation is detected by HCD.
Writing 1 in this register sets the corresponding bit, while writing 0 leaves the bit. When read, the
current value of this register is returned.
Bit
Bit Name
Initial
Value
R/W
Description
31
MIE
0
R/W
Master Interrupt Enable
Setting this bit to 0 is ignored by the host controller. When
this bit is set to 1, an interrupt generation by the event
specified in another bit in this register is enabled. This is
used by HDC that the master interrupt is enabled. When
an interrupt is detected by HCD, use the USBIH bit of the
interrupt controller (INTC).
0: Ignored
1: Interrupt generation due to the specified event enabled
30
OC
0
R/W
Ownership Change Enable
0: Ignored
1: Interrupt generation due to Ownership Change enabled
29 to 7
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
6
RHSC
0
R/W
Root Hub Status Change Enable
0: Ignored
1: Interrupt generation due to Root Hub Status Change
enabled
5
FNO
0
R/W
Frame Number Overflow Enable
0: Ignored
1: Interrupt generation due to Frame Number Overflow
enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com