Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 907 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 907 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 903Page - Renesas Technology Corp SH7721 Datasheet HTML 904Page - Renesas Technology Corp SH7721 Datasheet HTML 905Page - Renesas Technology Corp SH7721 Datasheet HTML 906Page - Renesas Technology Corp SH7721 Datasheet HTML 907Page - Renesas Technology Corp SH7721 Datasheet HTML 908Page - Renesas Technology Corp SH7721 Datasheet HTML 909Page - Renesas Technology Corp SH7721 Datasheet HTML 910Page - Renesas Technology Corp SH7721 Datasheet HTML 911Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 907 / 1524 page
background image
Section 25
USB Function Controller (USBF)
Rev. 3.00 Jan. 18, 2008 Page 845 of 1458
REJ09B0033-0300
25.4.4
EP1 Bulk-Out Transfer (Dual FIFOs)
USB function
Application
OUT token reception
Data reception from host
Set EP1 FIFO full status
(IFR0/EP1 FULL = 1)
Clear EP1 FIFO full status
(IFR0/EP1 FULL = 0)
Read EP1 receive data
size register (EPSZ1)
Read data from EP1
data register (EPDR1)
Write 1 to EP1 read
complete bit
(TRG/EP1 RDFN = 1)
Space
in EP1 FIFO?
No
Yes
Both
EP1 FIFOs empty?
No
Yes
NAK
ACK
Interrupt request
Interrupt request
Figure 25.11
EP1 Bulk-Out Transfer Operation
EP1 has two 64-byte FIFOs, but the user can perform data reception and receive data reads
without being aware of this dual-FIFO configuration.
When one FIFO is full after reception is completed, the IFR0/EP1 FULL bit is set. After the first
receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is empty, and
so the next packet can be received immediately. When both FIFOs are full, NACK is returned to
the host automatically. When reading of the receive data is completed following data reception, 1
is written to the TRG/EP1 RDFN bit. This operation empties the FIFO that has just been read, and
makes it ready to receive the next packet.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com