Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7721 Datasheet(PDF) 1005 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1005 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1001Page - Renesas Technology Corp SH7721 Datasheet HTML 1002Page - Renesas Technology Corp SH7721 Datasheet HTML 1003Page - Renesas Technology Corp SH7721 Datasheet HTML 1004Page - Renesas Technology Corp SH7721 Datasheet HTML 1005Page - Renesas Technology Corp SH7721 Datasheet HTML 1006Page - Renesas Technology Corp SH7721 Datasheet HTML 1007Page - Renesas Technology Corp SH7721 Datasheet HTML 1008Page - Renesas Technology Corp SH7721 Datasheet HTML 1009Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1005 / 1524 page
background image
Section 27
A/D Converter
Rev. 3.00
Jan. 18, 2008
Page 943 of 1458
REJ09B0033-0300
Table 27.3
A/D Conversion Time (Single Mode)
CKS1 = 1, CKS0 = 0
CKS1 = 0, CKS0 = 1
CKS1 = 0, CKS0 = 0
Symbol
Min.
Typ.
Max.
Min.
Typ.
Max.
Min.
Typ.
Max.
A/D conversion
start delay
t
D
18
21
10
13
6
9
Input sampling
time
t
SPL
129
65
33
A/D conversion
time
t
CONV
535
545
275
285
141
151
Note:
Values in the table are numbers of states (t
cyc) for Pφ.
27.4.5
External Trigger Input Timing
The A/D conversion can also be started by the external trigger input. The external trigger input is
enabled at the
ADTRG pin when bits TRGE1 and TRGE0 in A/D control register (ADCR) are set
to 1. The falling edge of
ADTRG input pin sets the ADST bit in the A/D control/status register
(ADCSR) to 1, and then A/D conversion is started.
Other operations are the same as when the ADST bit is set to 1 by software, regardless of the
conversion mode.
Figure 27.6 shows the timing.
P
φ
ADTRG
External trigger signal
ADST
A/D converter
Figure 27.6
External Trigger Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com