Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1049 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1049 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1045Page - Renesas Technology Corp SH7721 Datasheet HTML 1046Page - Renesas Technology Corp SH7721 Datasheet HTML 1047Page - Renesas Technology Corp SH7721 Datasheet HTML 1048Page - Renesas Technology Corp SH7721 Datasheet HTML 1049Page - Renesas Technology Corp SH7721 Datasheet HTML 1050Page - Renesas Technology Corp SH7721 Datasheet HTML 1051Page - Renesas Technology Corp SH7721 Datasheet HTML 1052Page - Renesas Technology Corp SH7721 Datasheet HTML 1053Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1049 / 1524 page
background image
Section 30
SIM Card Module (SIM)
SCIS000A_0000200110000
Rev. 3.00 Jan. 18, 2008 Page 987 of 1458
REJ09B0033-0300
Section 30
SIM Card Module (SIM)
The smart card interface supports IC cards (smart cards) conforming to the ISO/IEC 7816-3
(Identification Card) specification.
30.1
Features
• Communication functions
Asynchronous half-duplex transmission
Protocol selectable between T = 0 and T = 1 modes
Data length: 8 bits
Parity bit generation and check
Selectable character protection addition time
Selectable output clock cycles per etu
Transmission of error signal (parity error) in receive mode when T = 0
Detection of error signal and automatic character retransmission in transmit mode when T = 0
Selectable minimum character interval of 11 etus (N = 255) when T = 1 (etu: Elementary Time
Unit)
Selectable direct convention/inverse convention
Output clock can be fixed in high or low state
• Freely selectable bit rate by on-chip baud rate generator
• Four types of interrupt source
Transmit data empty, receive data full, transmit/receive error, transmit complete
• DMA transfer
Through DMA transfer requests for transmit data empty and receive data full, the direct
memory access controller (DMAC) can be started and used for data transfer.
• The time waiting for the operation when T = 0, and the time waiting for a character when T = 1
can be observed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com