Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 147 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 147 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 143Page - Renesas Technology Corp SH7721 Datasheet HTML 144Page - Renesas Technology Corp SH7721 Datasheet HTML 145Page - Renesas Technology Corp SH7721 Datasheet HTML 146Page - Renesas Technology Corp SH7721 Datasheet HTML 147Page - Renesas Technology Corp SH7721 Datasheet HTML 148Page - Renesas Technology Corp SH7721 Datasheet HTML 149Page - Renesas Technology Corp SH7721 Datasheet HTML 150Page - Renesas Technology Corp SH7721 Datasheet HTML 151Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 1524 page
background image
Section 3 DSP Operating Unit
Rev. 3.00 Jan. 18, 2008 Page 85 of 1458
REJ09B0033-0300
(1)
Extension of Status Register (SR)
In DSP mode, the following control bits are added to the status register (SR). These added bits are
called DSP extension bits. These DSP extension bits are valid only in DSP mode.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 28
For details, refer to section 2, CPU.
27 to 16
RC11 to
RC0
All 0
R/W
Repeat Counter
Holds the number of repeat times in order to perform
loop control, and can be modified in privileged mode,
privileged DSP mode, or user DSP mode. At reset, this
bit is initialized to 0. This bit is not affected in the
exception handling state.
15 to 13
For details, refer to section 2, CPU.
12
DSP
0
R/W
DSP Bit
Enables or disables the DSP extended functions. If
this bit is set to 1, the DSP extended functions are
enabled. This bit can be modified in privileged mode,
privileged DSP mode, or user DSP mode. At reset, this
bit is initialized to 0. This bit is not affected in the
exception handling state.
11
10
MDY
MDX
0
0
R/W
R/W
Modulo Control Bits
Enable or disable modulo addressing for X/Y memory
access. These bits can be modified in privileged mode,
privileged DSP mode, or user DSP mode. At reset,
these bits are initialized to 0. These bits are affected in
the exception handling state.
9 to 4
For details, refer to section 2, CPU.
3
2
FR1
FR0
0
0
R/W
R/W
Repeat Flag Bits
Used by repeat control instructions. These bits can be
modified in privileged mode, privileged DSP mode, or
user DSP mode. At reset, these bits are initialized to 0.
These bits are affected in the exception handling state.
1, 0
For details, refer to section 2, CPU.
Note:
When data is written to the SR register, 0 should be written to bits that are specified as 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com